projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 87f246e) | patch
add reserve (atomic) signal to LDST data structures including PortInterface
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 15 Jan 2022 14:04:55 +0000 (14:04 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 15 Jan 2022 14:04:55 +0000 (14:04 +0000)
commitce49cd43aab86bb3f89fc5528be334af14a135af
tree80fd8193211c7982e6fee611a604245243aadeb1tree
parent87f246e99057139624581590c154795950db6469commit | diff
add reserve (atomic) signal to LDST data structures including PortInterface
src/soc/experiment/pimem.py diff | blob | history
src/soc/fu/ldst/ldst_input_record.py diff | blob | history