projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fd260a6) | patch
Implement transparent read port option on the XOR wrapper SRAM
authorCesar Strauss <cestrauss@gmail.com>
Sat, 30 Apr 2022 11:08:27 +0000 (08:08 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Sat, 30 Apr 2022 11:10:41 +0000 (08:10 -0300)
commite19eeb30cb8ede0674f581e028c06d0cb22796a8
tree3d2e7019e13aff281e13b149536d1752aefaabe0tree
parentfd260a6435576b24cff4f3794621c0333976d98ecommit | diff
Implement transparent read port option on the XOR wrapper SRAM

Add a bypass path when simultaneously reading and writing to the same
address.
There needs to be an independent Mux for each write lane, since we may not be
writing on all lanes, necessarily.
src/soc/regfile/sram_wrapper.py diff | blob | history