for lulz make I-Cache possible to set to 32-bit (XLEN=32)
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model