Simulate some read/write/modify operations on the SRAM model
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc