reduce TLB set size from 64 to 16 to get FPGA resource utilisation down
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc