add XLEN to issuer_verilog.py defaults to 64
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc