Implement a debug port on the pseudo 1W/1R SRAM
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc