projects / gram.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Wire up missing CRG / DDR3 clock control / reset signals
[gram.git] / .gitattributes
1 gram/simulation/dram_model/* linguist-vendored
2 doc/* linguist-documentation