projects
/
riscv-tests.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
1147b6c
)
Make DownloadTest pass on boards with little RAM.
author
Tim Newsome
<tim@sifive.com>
Tue, 21 Jun 2016 00:38:20 +0000
(17:38 -0700)
committer
Tim Newsome
<tim@sifive.com>
Tue, 19 Jul 2016 01:51:54 +0000
(18:51 -0700)
debug/gdbserver.py
patch
|
blob
|
history
diff --git
a/debug/gdbserver.py
b/debug/gdbserver.py
index 027d387b7e623842f7affd353033f55e807eddee..deb3d579bda1d787e1ece77720e288f819cd61ea 100755
(executable)
--- a/
debug/gdbserver.py
+++ b/
debug/gdbserver.py
@@
-354,7
+354,7
@@
class RegsTest(DeleteServer):
class DownloadTest(DeleteServer):
def setUp(self):
class DownloadTest(DeleteServer):
def setUp(self):
- length =
2**20
+ length =
min(2**20, target.ram_size - 2048)
fd = file("download.c", "w")
fd.write("#include <stdint.h>\n")
fd.write("unsigned int crc32a(uint8_t *message, unsigned int size);\n")
fd = file("download.c", "w")
fd.write("#include <stdint.h>\n")
fd.write("unsigned int crc32a(uint8_t *message, unsigned int size);\n")
@@
-423,6
+423,7
@@
class Spike64Target(Target):
name = "spike"
xlen = 64
ram = 0x80010000
name = "spike"
xlen = 64
ram = 0x80010000
+ ram_size = 5 * 1024 * 1024
def server(self):
return testlib.Spike(parsed.cmd, halted=True)
def server(self):
return testlib.Spike(parsed.cmd, halted=True)
@@
-432,6
+433,7
@@
class Spike32Target(Target):
directory = "spike"
xlen = 32
ram = 0x80010000
directory = "spike"
xlen = 32
ram = 0x80010000
+ ram_size = 5 * 1024 * 1024
def server(self):
return testlib.Spike(parsed.cmd, halted=True, xlen=32)
def server(self):
return testlib.Spike(parsed.cmd, halted=True, xlen=32)
@@
-440,6
+442,7
@@
class MicroSemiTarget(Target):
name = "m2gl_m2s"
xlen = 32
ram = 0x80000000
name = "m2gl_m2s"
xlen = 32
ram = 0x80000000
+ ram_size = 16 * 1024
def server(self):
return testlib.Openocd(cmd=parsed.cmd,
def server(self):
return testlib.Openocd(cmd=parsed.cmd,