projects / ls2.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
reduce versa_ecp5 clock freq to 50 mhz, reduce bit-width of XICS addressing
[ls2.git] / DDRDLLA.patch
2022-02-28 Luke Kenneth Casso... add icarus simulation of ls2 with DDR3 and ECP5 models blob | commitdiff | raw