Wire up missing CRG / DDR3 clock control / reset signals
[gram.git] / examples / ecp5_crg.py
2022-04-09 Raptor Engineering... Wire up missing CRG / DDR3 clock control / reset signals
2022-04-07 Raptor Engineering... Add initial support for external DRAM init on the Rapto...