projects / riscv-isa-sim.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
refactor disassembler, and add hwacha disassembler
[riscv-isa-sim.git] / hwacha / hwacha.cc
2013-10-19 Yunsup Leerefactor disassembler, and add hwacha disassembler blob | commitdiff | raw
2013-10-18 Yunsup Leecatch trap_illegal_instruction in hwacha blob | commitdiff | raw | diff to current
2013-10-18 Yunsup Leeadd hwacha exception support blob | commitdiff | raw | diff to current
2013-10-16 Yunsup Leeuse reset virtual method blob | commitdiff | raw | diff to current
2013-10-16 Yunsup Leeuse uint32_t for vl blob | commitdiff | raw | diff to current
2013-10-16 Yunsup Leerevamp hwacha; now runs in physical mode blob | commitdiff | raw | diff to current
Simple-V augmented version of spike