back.verilog: omit Verilog initial trigger only if Yosys adds it.