git.libre-soc.org Git - riscv-tests.git/search

2018-05-01	Christopher Celio	[rv64ua/lrsc] Initialize memory read out. (#135)	commit \| commitdiff \| tree
2018-04-09	Andrei Tatarnikov	Fix #120: Instructions 'sll' are replaced with 'slli...	commit \| commitdiff \| tree
2017-11-27	Torbjørn	Rv32ud tests (#108)	commit \| commitdiff \| tree
2017-11-22	Christopher Celio	Check sepc for rv64si/scall test. (#107)	commit \| commitdiff \| tree
2017-11-01	Christopher Celio	SBREAK test now checks EPC value. (#92)	commit \| commitdiff \| tree
2017-10-30	Richard Xia	Remove cache miss test from last AMO test. (#88)	commit \| commitdiff \| tree
2017-10-30	Richard Xia	Declare trap handlers as global symbols. (#87)	commit \| commitdiff \| tree
2017-10-27	Richard Xia	Fix rv64mi-csr for the case where U-mode is not available...	commit \| commitdiff \| tree
2015-02-16	Andrew Waterman	Make rv64uf-p-ldst test the sign bit, too	commit \| commitdiff \| tree
2015-01-05	Andrew Waterman	Avoid deprecated "b" pseudo-op; use "j" instead	commit \| commitdiff \| tree
2015-01-03	Andrew Waterman	On misaligned fetch, EPC = branch target, not source	commit \| commitdiff \| tree