back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.