Made a file and started to do porting from verilog to nmigen