comment out reset signal for iverilog simulation