Extend LiteDRAM VHDL wrapper to allow more than one clock line