add verilog-wishbone (for async bridge) to hdl-dev-ls2