reduce versa_ecp5 clock freq to 50 mhz, reduce bit-width of XICS addressing
[ls2.git] / qspi_model /
drwxr-xr-x   ..
-rw-r--r-- 233 README.txt
-rw-r--r-- 420 n25q.patch