reduce versa_ecp5 clock freq to 50 mhz, reduce bit-width of XICS addressing
[ls2.git] / scripts /
drwxr-xr-x   ..
-rwxr-xr-x 636 bin2hex.py