Remove verilog header files built from Chisel .prm file.
[freedom-sifive.git] / .gitignore
1 /builds
2
3 # sbt directories
4 /target
5 /project/target