projects / soc-cocotb-sim.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: b39e656)
correct iverilog script errors
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 7 Apr 2021 11:50:34 +0000 (12:50 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 7 Apr 2021 11:50:34 +0000 (12:50 +0100)
ls180/pre_pnr/run_iverilog_wb_ls180.sh patch | blob | history

diff --git a/ls180/pre_pnr/run_iverilog_wb_ls180.sh b/ls180/pre_pnr/run_iverilog_wb_ls180.sh
index 15ec6fe262fe6a47f439919316b258a907a73396..db24552ae4f6bc43dba4ee2c69f18096d26b774b 100755 (executable)
--- a/ls180/pre_pnr/run_iverilog_wb_ls180.sh
+++ b/ls180/pre_pnr/run_iverilog_wb_ls180.sh
@@ -1,6 +1,10 @@
 #!/bin/sh
 
+# create dummy memory files
+yes 0 | head -128 > mem_1.init 
+yes 0 | head -32 > mem_1.init 
 touch mem.init mem_1.init mem_2.init mem_3.init mem_4.init
+
 # Only run test in reset state as running CPU takes too much time to simulate
 make \
   SIM=icarus \
@@ -8,8 +12,8 @@ make \
   COCOTB_RESULTS_FILE=results_iverilog_ls180_wb.xml \
   COCOTB_HDL_TIMEUNIT=100ps \
   TESTCASE="wishbone_basic" \
-  SIM_BUILD=sim_build_iverilog_ls180 \
-  SIM_ARGS=--wave=test.ghw
+  MODULE="testwb" \
+  SIM_BUILD=sim_build_iverilog_wb_ls180