sort out build of chip/corona using experiments10_verilog
-rw-r--r-- 46 .gitignore
-rw-r--r-- 134 .gitmodules
m--------- - alliance-check-toolkit
drwxr-xr-x - ls180