projects / soc-cxxrtl-sim.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 71a81e1)
update README
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 8 Apr 2021 20:56:44 +0000 (21:56 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 8 Apr 2021 20:56:44 +0000 (21:56 +0100)
ls180_test/README.txt patch | blob | history

diff --git a/ls180_test/README.txt b/ls180_test/README.txt
index 4af047c7d3d08dae1d274c501de1c52198e0367c..5f5147b4ecfeda6645cb2c02da16374e833c6bc3 100644 (file)
--- a/ls180_test/README.txt
+++ b/ls180_test/README.txt
@@ -1,3 +1,5 @@
 This experiment uses the litex verilog code for LibreSOC and allows
 doing a JTAG cxxrtl openocd "jtagremote" interface
 
+at the moment: manually copy ls180.v and libresoc.v into this subdirectory
+