Add test setup. It compiles

diff --git a/TLB/src/ariane/test/test_plru.py b/TLB/src/ariane/test/test_plru.py
index b7067c807ae7478a8aa35cfca502424f70c70b49..9b040e1da5136d153d0a8d97fc4b5bbea42f9c2b 100644 (file)
--- a/TLB/src/ariane/test/test_plru.py
+++ b/TLB/src/ariane/test/test_plru.py
@@ -2,4 +2,14 @@ import sys
 sys.path.append("../src")
 sys.path.append("../../../TestUtil")
 
-from nmigen.compat.sim import run_simulation
\ No newline at end of file
+from plru import PLRU
+
+from nmigen.compat.sim import run_simulation
+
+def testbench(dut):
+    yield
+
+if __name__ == "__main__":
+    dut = PLRU(4)
+    run_simulation(dut, testbench(dut), vcd_name="test_plru.vcd")
+    print("PLRU Unit Test Success")
\ No newline at end of file