projects / soclayout.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7555795)
manually rename ls180sram4k module to ls180
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 22 May 2021 11:15:36 +0000 (11:15 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 22 May 2021 11:15:36 +0000 (11:15 +0000)
experiments9/non_generated/full_core_4_4ksram_litex_ls180.v patch | blob | history

diff --git a/experiments9/non_generated/full_core_4_4ksram_litex_ls180.v b/experiments9/non_generated/full_core_4_4ksram_litex_ls180.v
index 6487cde428a2d3a1d37a136649042922452954d7..758f1932ff6fb3d144f9406f06a95ddf3bc2d935 100644 (file)
--- a/experiments9/non_generated/full_core_4_4ksram_litex_ls180.v
+++ b/experiments9/non_generated/full_core_4_4ksram_litex_ls180.v
@@ -1,7 +1,7 @@
 //--------------------------------------------------------------------------------
 // Auto-generated by Migen (7bc4eb1) & LiteX (35929c0f) on 2021-05-22 11:51:10
 //--------------------------------------------------------------------------------
-module ls180sram4k(
+module ls180(
        output wire [12:0] sdram_a,
        input wire [15:0] sdram_dq_i,
        output wire [15:0] sdram_dq_o,