SEP-210803722-Libre-SOC-8-core.mdwn

   1 # Libre-SOC 8 core
   2
   3
   4 List of participants
   5
   6
   7 |Part# |Contact                 |Participant Name                     |Country          |Short Name     |
   8 |----- |-------------           |---------------------                |---------        |-------------  |
   9 | 1    |David Calderwood        |RED Semiconductor Ltd                |UK                |1/RED                |
  10 | 2    |Luke Leighton        |The Libre-SOC Project                        |Netherlands        |2/Libre-SOC        |
  11 | 3    |Céline Ghibaudo        |Sorbonne Université (LIP6 Lab)        |France                |3/SU                |
  12 | 4    |Céline Ghibaudo        |Sorbonne Université (CNRS Lab)        |France                |4/CNRS        |
  13 | 5    |Michiel Lenaars        |NLnet                                        |Netherlands        |5/NLnet        |
  14 | 6    |James Lewis        |Helix Technology Ltd                        |UK                |6/Helix                |
  15
  16
  17 Please note: CNRS is an "Affiliated Entity" of Sorbonne Université
  18
  19
  20 #        1 Excellence
  21
  22
  23 ##            1.1 Objectives and ambition
  24
  25
  26 Throughout this Grant Proposal, you will note that we are making
  27 significant use of ideas from the early days of Computing.  Due to
  28 the limitations of physical technology at that time, these ideas were
  29 categorised into "technology that was beyond delivery".  Industry-standard
  30 computing from then to today missed many of those opportunities and
  31 has consequently ploughed narrow "technological ruts" in an incremental
  32 fashion that has detrimentally impacted and constrained all world-wide
  33 Computing end-users as a result.  Modern hardware technology performance
  34 is now allowing us to revisit the best of the "Sea of ideas" from the
  35 history of the past 60 years of computing.  Our Grant Application is
  36 therefore based on firm, practical proven foundations, backed up by a
  37 real-world customer requirement: Advanced high-accuracy GPS Sensor-Fusion,
  38 to prove the core's capabilities and energy efficiency.
  39
  40
  41 We have chosen to evolve core technology to develop a Next-Generation
  42 Supercomputer-scale Microprocessor family based on an existing
  43 2-decades-proven base (the Power ISA), with Advanced Cray-style Vectors,
  44 providing energy-efficient advanced computational power by a unique
  45 methodology not currently being achieved by any current general-purpose
  46 computing device.  We have been working on this strategy for over three
  47 years and our grant application is now evolutionary but was revolutionary.
  48
  49
  50 Libre-SOC has, for over three years, been backed by EU Funding through
  51 NLnet and now NGI POINTER, and at the core of our work we have been
  52 developing a novel Draft Vector ISA Extension to the OpenPOWER ISA,
  53 called SVP64.  https://libre-soc.org/openpower/sv/svp64/ and an enhanced
  54 processor core architecture on which it will run.
  55
  56
  57 As an aside we must acknowledge the research work of IBM labs who designed
  58 and then Open-Licensed their Power ISA: the foundation on which we have
  59 been building.  Standing on the shoulders of greatness is never a bad
  60 place to start.
  61
  62
  63 SVP64 contains features and capabilities never seen in any Instruction
  64 Set Architecture (ISA) of the past sixty years.  With NLnet's help we have
  65 TRL (3) implementations and simulations demonstrating a 75% reduction in
  66 the program size of core algorithms for Video and Audio DSP Processing
  67 (FFT, DCT, Matrix Multiply), and these still need optimized, which if
  68 successfully expanded to general-purpose algorithms would result in huge
  69 power savings if deployed in mass-volume end-user products.
  70
  71
  72 Why we are leveraging the Power ISA as the fundamental basis instead of
  73 "completely novel non-standard computing architecture" requires some
  74 explanation, best illustrated by reference to other historic high
  75 capability designs.  Aspex Microelectronics ASP was a 4096-wide SIMD
  76 Array of 2-bit processors. It could be programmed at a rate of one
  77 instruction per 5-10 days.  Elixent also had a similar 2D Grid Array of
  78 4-bit processors.  Both were ultra-power-efficient (2 orders of magnitude
  79 for certain specialist tasks) but were impossible to program even for the
  80 best programming minds and required critical assistance from a severely
  81 limited pool of specialists for best exploitation. The Industry-standard
  82 rate for general-purpose High-Level programming (C, C++) is around 150
  83 lines of code per day, not 5-10 days per line of assembler. We seek to
  84 deliver a much more accessible "general-purpose" Microprocessor that
  85 contains Supercomputing elements and consequently stands a much more
  86 realistic chance of general world-wide adoption (including Europe).
  87
  88
  89 An additional insight: OpenRISC 1200 took 12 years to reach maturity.
  90 The team developed the entire processor architecture, low-level software
  91 and compiler technology, entirely from scratch.  We considered this
  92 approach and, due to the long timescales, rejected it, choosing
  93 instead to leverage and be compatible with a pre-existing Open ISA:
  94 OpenPOWER. We also considered RISC-V however it turns out to be too
  95 simplistic (https://news.ycombinator.com/item?id=24459041) and it is
  96 far too late to retrospectively add Supercomputer-grade power-efficient
  97 functionality to its design or instruction set.  With the IBM-inspired
  98 Power ISA already being a Supercomputer-grade ISA, it is a natural fit for
  99 an energy-efficient Cray-style Vector upgrade, and comes with 25 years
 100 of pre-existing software, libraries, compilers and customers.  By being
 101 backwards-compatible with the existing Power ISA 3.0 (which is now an
 102 Open ISA managed by the OpenPOWER Foundation), European businesses will
 103 benefit from that pre-existing decades-established stability and pedigree.
 104
 105
 106 As hinted at, above: Great hardware is nothing without the corresponding
 107 compiler technology and support libraries. Consequently we need to engage
 108 with Compiler Service Companies (Embecosm Gmbh, Vrull.eu) to evaluate the
 109 feasibility of adding Vectorisation support to gcc, llvm and low-level
 110 standard libraries. Whilst Libre-SOC has already demonstrated TRL (3)
 111 successful assembly-level SVP64 algorithms (MP3 CODEC in particular),
 112 assembler is far too low-level for general-purpose compute. C, C++
 113 and other programming language support is required to be evaluated
 114 and developed.  Also given that the Libre-SOC Core is being long-term
 115 designed for energy-efficient 3D GPU and Video Processing workloads,
 116 two 3D Vulkan Drivers (Kazan and MESA3D) need to be taken beyond
 117 proof-of-concept (TRL 2/3).
 118
 119
 120 We consider it strategically critical to develop processors in an entirely
 121 transparent fashion. The current Silicon Industry chooses secrecy to mask
 122 technology shortcuts and restrictive cross licencing, which inevitably and
 123 systematically fails to provide trustable hardware: Intel's Management
 124 Engine; Qualcomm making 40% of the world's smartphones vulnerable to
 125 hacking; Apple drive-by Zero-day Wireless exploits; Super-Micro being
 126 delisted from NASDAQ for failing to be able to prove the provenance of
 127 all hardware and software components.  We consider Libre / Open Hardware
 128 ASICs and the full Libre/Open VLSI toolchain itself to be fundamental
 129 to end-user trust and security as well as Digital Sovereignty.
 130
 131
 132 In addition to this, Libre-SOC has already been developing Mathematical
 133 Formal Correctness Proofs for the HDL of its early prototype designs,
 134 which, in combination with unrestricted access to the HDL Source Code,
 135 allow third parties including customers to perform their own verification
 136 of the ASIC's purpose (as opposed to the customer having to trust a
 137 manufacture that inherently has a direct conflict-of-interest in the form
 138 of its Shareholders and profits).  Furthermore, we aim to experiment with
 139 built-in "tamper-checking" circuits that, on running a test programme on
 140 our evaluation test bed, will provide an Electro-Magnetic "signature".
 141 By publishing this "signature" and the test programs, customers can
 142 verify that their purchased ASICs have the same EMF "signature" and can
 143 detect immediately if the ASIC has been tampered with.  In addition we
 144 will continue existing (TRL 2) research into Hardware-level Speculative
 145 Execution mitigation techniques.  We feel that the full combination of
 146 these objectives meets the Hardware Security requirements of this Call.
 147
 148
 149 This strategy does not end with just the HDL: thanks (again) to NLnet
 150 we have been collaborating already with Chips4Makers, LIP6 and CNRS
 151 (all funded by EU Grants), to advance the state-of-the-art for European
 152 VLSI Tool Technology, which is important to European Silicon Sovereignty.
 153
 154
 155 https://www.europarl.europa.eu/RegData/etudes/BRIE/2020/651992/EPRS_BRI(2020)651992_EN.pdf
 156
 157
 158 We are however significantly concerned that the LIP6 Department, as
 159 an Academic body, is inevitably underfunded, particularly when it is the
 160 sole provider of Libre/Open VLSI Silicon-proven software in the whole
 161 of Europe. This is why we have included an Engineering Supplement for
 162 LIP6 and CNRS in the Libre-SOC budget, to contract engineering support
 163 for them and to avoid employment complications due to the French Civil
 164 Service Regulations, which lack the flexibility needed.  These engineers,
 165 who are in high demand, will work for Libre-SOC/RED Semiconductor Ltd
 166 but be fully available to assist in the development work covered by the
 167 grant being done by LIP6 and CNRS.
 168
 169
 170 The consequential effect of this tool development will be to help
 171 create VLSI tools that can be directly substituted for the existing
 172 commercial (and geopolitically constrained) tools from companies such as
 173 Cadence and Mentor, giving a Euro-centric independence from “technology
 174 constraining” acts.
 175
 176
 177 We are currently awaiting the return of our first 180 nm architecture
 178 test ASIC (TRL 4) from TSMC, through IMEC.  It is the first major
 179 silicon in Europe of its size (5.1 x 5.9 mm^2 and 130,000 cells)
 180 to be entirely developed using a Libre-Licensed VLSI ASIC toolchain,
 181 and the world's first Power ISA 3.0 outside of IBM to reach Silicon in
 182 over 12 years. We have already started to push (drive) the evolution of
 183 Europe's only silicon-proven Libre/Open VLSI toolchain, something this
 184 Grant application will support and will allow LIP6 and CNRS to enhance
 185 it to lower geometries and larger ASIC sizes which will be critical to
 186 European businesses' Digital and Silicon Sovereignty.
 187
 188  For the avoidance of confusion the use of the word "Cell" refers to a
 189 bounded piece of electronic design that when used together, like bricks,
 190 form larger more complicated electrical functions.
 191
 192  To help advance Digital Sovereignty, LIP6 and CNRS need to once
 193 again push the boundaries of the Libre/Open VLSI toolchain, coriolis2
 194 Place-and-Route, https://coriolis2.lip6.fr and HITAS/YAGLE Static Timing
 195 Analyser https://www-soc.lip6.fr/equipe-cian/logiciels/tasyagle/ both
 196 of which are, at the lower 360 and 180 nm geometries, at TRL 9, but are
 197 at TRL 2 for lower geometries 90, 65, 45 nm and below.
 198
 199
 200 Chips4Makers (also NLnet funded) created FlexLib Libre/Open Cell
 201 Libraries which allows porting of Standard Cell Libraries to any geometry.
 202 An NDA'd TSMC 180nm version of FlexLib was created for the Libre-SOC
 203 180nm test ASIC.  To achieve our objectives, LIP6 and CNRS will need to
 204 create smaller geometry ports of FlexLib.  These Cell Libraries need to
 205 be tested in actual Silicon, and consequently we will be working with
 206 IMEC as a sub-contractor and partner to deliver MPW Shuttle Runs for
 207 these critical Libraries, using Libre-SOC Cores as a "proving-ground".
 208
 209 https://europractice-ic.com/wp-content/uploads/2021/01/Pricelist-EUROPRACTICE-General-MPW_8.pdf
 210
 211
 212 To put all of this to practical use, HELIX Technologies, by defining
 213 an advanced GPS Correlator, will set a Computational capability objective
 214 for the core technology and be a Reference test-bed. HELIX will then
 215 be able to carry out the comparative studies which show that the core
 216 technology meets significant performance/watt improvements. The ultimate
 217 destination for some of these devices will be Satellites (Space).
 218
 219 In addition, NLnet, a Stichting / Foundation, has been so successful
 220 in supporting "Works for the Public Good" that we feel that their approach
 221 and service fulfilment are extremely relevant to this Call. During the
 222 36 month duration of the proposal, NLnet is in a position to engage
 223 with Libre/Open Hardware and Software developers which, for our team,
 224 will mitigate the risk of unanticipated issues requiring specialist but
 225 small-scope funding, that yet still meets the well-defined objectives
 226 of this Call.
 227
 228
 229 Summary of why our work is pertinent to Call HORIZON-CL4-2021-DIGITAL-EMERGING-01-01:
 230
 231
 232 * High-performance energy-efficient computing: SVP64 is a Cray-style Vector ISA. Cray-style Vector ISAs are known to produce smaller and more compact programs. Smaller programs means less L1 Cache misses, and overall, smaller L1 Caches are needed.  This results inherently in greatly-reduced power consumption, whilst also remaining practical and general-purpose programmable.
 233 * Targeted applications: We are developing a general-purpose Hybrid Architecture suitable for 3D, Video, Digital Signal Processing, Cryptographic applications, AI and many more.  As it is general-purpose it covers all these areas.  However in certain areas "specialist" instructions are needed (particularly 3D) and we seek additional funding to complete them.  This includes HELIX's high-accuracy GPS application which qualifies as a step-improvement in "Sensor fusion".
 234 * Hardware-software co-design and Libre/Open Hardware-Software: as all participants are trained as Software Engineers, we inherently and automatically bring Software Engineering practices and techniques to Hardware design, and consequently achieve a far greater effectiveness and flexibility. Additionally, all participants are long-term contributors to Libre/Open Software and Hardware Projects. This shall continue throughout this Grant proposal.  The involvement of RED Semiconductor Ltd brings further semiconductor hardware experience, bringing balance to the overall team.
 235 * Moore's Law and changing Economics: as a general-purpose Cray-style Vector Supercomputer ISA, what we are designing may deploy either "Fast and Narrow" back-end (internal) micro-architecture, or "Slow and Wide": huge numbers of SIMD ALUs running at a much slower clock rate.  The beauty and elegance of a Vector ISA is that, unlike SIMD ISAs such as AVX-512, NEON and to a partial extend SVE2, is that the programmer doesn't need to know about the internal micro-architecture, but their programs achieve the same throughput, even on larger geometries.
 236 * Hardware-based security: We consider it deeply unwise to follow the false practice of "adding more complexity to achieve more security".  Security is achieved through simplicity and transparency.  Simplicity: we studied historic Supercomputer designs dating back to 1965 (CDC 6600) where pure pragmatism required simpler and more elegant designs.  Transparency: Fully Libre/Open designs that customers can themselves verify by running Formal Correctness Proofs (where those tools are also Libre/Open Source). Fully Libre/Open VLSI toolchains and Cell Libraries (no possibility of insertion of spying at the Silicon level). "Tripwires" embedded into the silicon to gauge area-local EMF "Signatures". Additionally, we already have work underway into Out-of-Order Execution and seek to explore Speculative Execution Mitigation techniques at the hardware level, to increase security. These are practical achievable demonstrable ways to achieve Hardware-based trust.
 237 * Security and Safety-critical Guidelines: Due to our overall approach, although potentially inherently achievable by others utilising our work as the basis for ongoing Research, the main participants consider it out of scope due to practical time constraints.  Security Certification typically takes 5 to 7 years: The scope of this project is only 3.  NLnet however may fund work that does indeed take into account these criteria.
 238 * ASIC (Chip) prototyping: We are developing RTL including High-Level (core designs) as well as Low-Level (Cell Libraries).  Nobody in any European Company will use a Cell Library if it has not been demonstrated as Silicon-Proven.  As we already did with the 180nm ASIC, the best way to prove that a Cell Library (and an innovative approach - using Libre/Open VLSI toolchains) works is to do an actual ASIC.
 239
 240
 241 Additional notes:
 242
 243
 244 1. With regard to "Improve by two orders of magnitude the performance/watt for targeted Edge Applications", subject to Moore's Law and other limitations, such as geometry of devices we are moving in this direction, and whether we can achieve it will be subject to the available manufacturing processes we can afford during the scope of this Grant.  We have already achieved one magnitude of improvement in simulation (TRL 3) of FFT, DCT and other DSP calculations. As already indicated above, the output of our design can be run on many different geometries of significantly-different performances.
 245 2. You will note that a significant number of our technology collaborators and the technology and services that we rely on are already funded by EU Grants.  Through RED Semiconductor Ltd, we are going to be the conduit to commercial realisation of value for this investment, with subsequent commercial benefits of employment and tax revenues across the EU.  We know not to lose sight of the fact all EU funding is fundamentally focused on future commercial success.
 246
 247 Grant numbers:
 248
 249 * Fed4Fire.eu Grant Agreement No: 732638
 250 * NLnet Grant Agreements No: 825310 and 825322
 251 * NGI-POINTER. Grant agreement No: 871528
 252 * StandICT.eu Grant agreement No: 951972.
 253 * Sorbonne Université: 163 FP7 projects and 195 H2020 projects
 254
 255
 256 ##            1.2        Methodology
 257
 258
 259 * Everything that Libre-SOC does is published as Libre/Open Information at https://libre-soc.org/ - source code (https://git.libre-soc.org)  is open and available under the LGPLv3+ License and other appropriate Libre/Open Licenses.
 260 * LIP6 likewise discloses all source code at https://gitlab.lip6.fr/vlsi-eda
 261 * LIP6's toolkit containing existing large-geometry Cell Libraries and test benches at https://gitlab.lip6.fr/vlsi-eda/alliance-check-toolkit.
 262 * CNRS's HITAS/YAGLE is also Open Source https://www-soc.lip6.fr/equipe-cian/logiciels/tasyagle/.
 263 * Symbiyosys and its subcomponents for Formal Correctness Proofs are Libre/Open https://symbiyosys.readthedocs.io/.
 264 * GPS GNSS-SDR is also Open Source https://gnss-sdr.org/ and can be adapted for HELIX's requirement
 265 * Chips4Makers FlexLib is also Open Source https://gitlab.com/Chips4Makers but the NDA'd "ports"  are not.
 266 * To solve the above problem, all Libre/Open Developers will work with an Academic "Ghost" version, called C4M-FreePDK45 https://gitlab.com/Chips4Makers/c4m-pdk-freepdk45. This "ghost" version will allow full (parallel-track) collaboration between Libre/Open Developers and those Participants creating "real" GDS-II Files, without violating Foundry NDAs.
 267
 268
 269 This methodology is based on an established process that has already
 270 allowed us to deliver demonstrable software and hardware results,
 271 the manifestation of which is our 180nm architecture test chip now
 272 in manufacture.  This has involved a significant amount of cooperative
 273 development among the applicants, and others beyond, and the development
 274 of core supporting technology that this grant application can now
 275 efficiently build upon.
 276
 277
 278 We refer to other supporting technology sources further in this
 279 application and whilst they are not the core team they will critically
 280 contribute to the overall success.  In particular, these groups can be
 281 supported by NLnet, whose "Works for the Public Good" remit is 100%
 282 compatible with the full transparency objectives (that the project's
 283 participants are already committed to) which will help by providing
 284 additional non-core-team development on an on-demand basis, on the back
 285 of NLnet's already-trusted commitment to fulfil European Union objectives
 286 under Grant Agreements No 825310 and 825322.
 287
 288
 289 Additionally, Libre-SOC is working closely with the OpenPOWER Foundation
 290 ISA Working Group Chair, having attended regular bi-weekly meetings for
 291 over 18 months. As mentioned above, the entirety of our work of greater
 292 than 3 years on this Vector Extension, SVP64, is entirely transparent
 293 and open: https://libre-soc.org/openpower/sv/svp64/.  Both NLnet
 294 (and StandICT.eu through a proposal under consideration at the time of
 295 writing) are supporting our efforts to submit the Draft SVP64 and its
 296 subcomponents through the RFC (Request for Change) process being developed
 297 by the OpenPOWER Foundation.  For long-term stability and impact it is a
 298 necessary prerequisite that Draft SVP64 become an official part of the
 299 Power ISA: this decision is however down to the OpenPOWER Foundation
 300 and requires considerable preparation and planning, which this Grant
 301 will help support.
 302
 303
 304 One huge benefit of Libre-SOC's core being Power ISA 3.0 Compliant is that
 305 IBM contributed a huge patent pool through the OpenPOWER EULA. Compliant
 306 Designs enjoy the protection of this patent pool.  By contributing SVP64
 307 to the Power ISA it falls under this same umbrella.  Libre-SOC shall be
 308 entering into an agreement with the OpenPOWER Foundation, here, as part
 309 of the ISA RFC process.  European businesses clearly benefit from the
 310 long-term stability of this arrangement.
 311
 312
 313 Whilst we clearly need, ultimately, to prove our design's power-efficiency
 314 in silicon, we would however consider it unwise and extremely costly to
 315 tape-out to Silicon without having gone through a proper early-evaluation
 316 process, weeding out ineffective strategies and designs.  To that end, we
 317 learned from Jeff Bush's work on the Nyuzi 3D core to perform estimates
 318 on power consumption and clock cycles.  This is a highly-effective
 319 feedback process that allows identification and targeting of the most
 320 urgent (inefficient) areas, and we have taken it on-board and adopted
 321 it throughout the project.
 322
 323
 324 Part of that involves Peter Hsu's cavatools (another NLnet Grant) which
 325 is (at present) a cycle-accurate Simulator for RISC-V.  A (new) NLnet
 326 Grant (not yet approved at the time of writing) is targeted at porting
 327 cavatools to the Power ISA. This proposal would allow NLnet-funded work to
 328 be extended into 3D, Video, DSP and other areas, to simulate (test) out
 329 the feasibility, power-efficiency and effectiveness of different Custom
 330 SVP64 Extensions to the Power ISA, long before they reach actual Silicon.
 331
 332
 333 #           2 Impact
 334
 335
 336 ##         2.1 Project’s pathways towards impact
 337
 338
 339 The core of modern computing is the capability of the computational element of the systems and the microprocessors they are based around.  Every twenty years there has been a significant evolutionary step in the technical concepts employed by these microprocessor devices.  For example the last big step was the concept of RISC (Reduced Instruction Set) processors.  These developments have been driven by many forces from cost of devices to limitations of the available technology of the time.
 340
 341
 342 The Libre-SOC core is capable of becoming the next significant step change in microprocessor speed, technology, and reduction in equivalent computational power (Watts).
 343
 344
 345 To illustrate this, we need to go back in history to early computing.  The first microprocessors were reliant on expensive core then bipolar memory and even with the advent of DRAMS (Dynamic Random-Access Memories) the primary focus of microprocessor processor core designs was to optimise the minimal use of memory and focus on the power of the core.  Over time, memory became cheaper and reliance on memory to improve processing increased with techniques like RAMdisk stores were developed.  This cheap memory also resulted in the evolution of RISC and similar computing technology concepts.  Today the problem is epitomized by speed, where microprocessors have evolved to be much faster than the fastest memories, and to increase performance, the state of the art computing requires coming full-circle: once again minimising the use of memory, which is now a log jam, and looking again at the core optimisation solutions devised in the 1960’s by luminaries such as Seymour Cray.  The Libre-SOC core is an optimal adoption of this category of core processor performance enhancement.
 346
 347
 348 Libre-SOC has the benefit that its development relies on fundamental research that has been known and proven for nearly 60 years.  SVP64 has input from and takes on-board lessons learned from NEC SX-Aurora, Cray-I, Mitch Alsup's MyISA 66000, RISC-V RVV Vectors, MRISC32, AVX-512, ARM SVE2, Qualcomm Hexagon and TI's DSP range, as well as other more esoteric Micro-architectures such as Aspex's Array-String Processor and Elixent's 2D Grid design.
 349
 350
 351 As a Hybrid (merged) CPU-VPU-GPU Micro-architecture (similar to ICubeCorp's IC3128) there is a huge reduction in the complexity of 3D Graphics and Video Driver and overall hardware.  NVidia, ARM (MALI), AMD, PowerVR, Vivante: these are all dual (ISA-incompatible) architectures with staggering levels of hardware-software complexity.  Like ICubeCorp's design, Libre-SOC 3D and Video binaries are executed directly on the actual main (one) core.
 352
 353
 354 The end-result here is, if deployed in mass-volume products world-wide including for European end-users of ubiquitous Computing devices, a significant energy saving results on a massive scale, particularly in battery-operated (mobile, tablet, laptop) appliances.  Demonstrating this however requires, ultimately, that we actually create real silicon, and measure its performance and power consumption.
 355
 356
 357 ##         2.2        Measures to maximise impact - Dissemination, exploitation and communication
 358
 359
 360 As the Libre-SOC core is the result of a Libre/Open Source project by default all of our development work has been published for the last four years.  This was also a requirement of our EU funding through NLnet.  In addition we have undertaken a full program of conference presentations, technology awareness activities and cooperation with key bodies such as the OpenPOWER Foundation and OpenPOWER Members (Libre-SOC is participating in a world-wide Open University Course about the OpenPOWER ISA, an activity led by IBM). Examples:
 361
 362
 363 * https://openpowerfoundation.org/events/openpower-summit-2020-north-america/
 364 * https://openpowerfoundation.org/libre-soc-180nm-power-isa-asic-submitted-to-imec-for-fabrication/
 365
 366
 367 Marie-Minerve Louerat (CNRS) and Jean-Paul Chaput's and Professor Galayko's (Sorbonne Université LIP6 Lab) Academic Publications will continue https://www.lip6.fr/actualite/personnes-fiche.php?ident=P109 https://www.lip6.fr/actualite/personnes-fiche.php?ident=P98 https://www.lip6.fr/actualite/personnes-fiche.php?ident=P230 as will their continued Conference participation (example: FOSDEM 2021 coriolis2 https://av.tib.eu/media/52401?hl=coriolis2)
 368
 369
 370 Luke Leighton also releases videos of his Libre-SOC talks on youtube https://www.youtube.com/user/lkcl and a full list of all conferences (past and present) are maintained on the Libre-SOC website https://libre-soc.org/conferences/
 371
 372
 373 The Libre-SOC bugtracker (where we track our TODO actions) is public access (https://bugs.libre-soc.org), and the Mailing lists are also public access (https://lists.libre-soc.org).  LIP6's alliance/coriolis2 mailing lists are also public access (https://www-soc.lip6.fr/wws/info/alliance-users)
 374
 375
 376 These are ongoing activities that actively encourage world-wide Open Participation, and shall remain so indefinitely.  We will continue to grow these activities along with a commercial thread of publicity by RED Semiconductor Ltd to publicise and determine product family opportunities where RED Semiconductor Ltd will focus on potential product and market development built upon the Libre-SOC core technology.
 377
 378
 379 ##       2.3 Summary
 380
 381
 382 ### Specific needs
 383
 384
 385 Modern computing technology is designed in secrecy and released to the market without the ability of the user base to vet or validate.  When problems arise it is usually due to “discovery” and usually driven by technical curiosity or malice.  What is clear is that to those on the inside these problems were visible from the outset, however time resource and unwillingness to explore (and unethical Commercial pragmatism) has left these vulnerabilities open to be exploited.  As a general principle we have taken the view that any new design should be open to review and able to be corrected (every design has some bugs) before mass adoption and the inevitable loss and crisis.
 386
 387
 388 In practical terms: as indicated in sections above there have been a number of security incidents involving ubiquitous computing devices, impacting millions to hundreds of millions of end-users, world-wide. Qualcomm failed last year to provide adequate secure firmware, leaving 40% of the entire world's Android smartphones vulnerable to attack. With the majority of smartphones being "fire-and-forget" products with non-upgradeable firmware, the end-user's only solution is to throw away a perfectly good electronics product and purchase a new one.  For Intel products - all Intel products - the exact same thing has occurred (Master Firmware Key, Spectre, Meltdown), but at an unfixable hardware level, and there are no replacement Intel products that can be purchased in the market to "fix" their fundamental design flaws.
 389
 390
 391 Not only that, but all of the ubiquitous Computing products (Apple, Intel, IBM, NVidia, AMD being the most well-known) are 100% non-EU-based.  As far as EU Digital Sovereignty is concerned, this is an extremely serious and alarming situation, compounded by critical Foundries and know-how to run those Foundries also not being part of a Sovereign European remit.
 392
 393
 394 If that was not enough, Foundries and the Semiconductor Industry requires NDAs that at the minimum prohibit full publication of Academic results, stifling innovation and research, in turn driving up the cost for EU businesses of the cost of ASIC products by creating artificial cost, overhead and knowledge barriers.
 395
 396
 397 The entire Computing and Semiconductor Industry needs a new approach.
 398
 399
 400 Taking the initiative, the end goal of the Libre-SOC/RED Semiconductor Ltd project is therefore to deliver high performance, security auditable, supercomputer class computing devices to the market.  As this is not currently available it will prompt a step change in low power (Watts) high performance computing. This will be achieved through:
 401
 402
 403 * Energy/Power consumption measurement: we need to verify that performance/watt is lowered
 404 * Draft SVP64 inclusion in Power ISA: this is needed to indicate "Official long-term Status"
 405 * Auditability and Transparency: needed for end-users and EU businesses to trust the hardware.
 406 * Power ISA 3.0 Interoperability: to leverage over 2 decades of existing business software tools.
 407 * FPGA and Simulator demonstrators: to demonstrate feasibility of the HDL and the ISA
 408 * VLSI toolchain and Cell Library: MPW Shuttle runs are needed to reach "Silicon-proven" status
 409 * NLnet mini-grants: Effectively this is a "Reserve" budget for the Project, managed by NLnet
 410
 411
 412 ### Dissemination, exploitation and Communication
 413
 414
 415 Energy/Power consumption measurement:
 416
 417
 418 Just as Jeff Bush showed by publishing Nyuzi Research at Conferences we shall follow the same proven incremental performance/watt measures and procedures, and publish the results.
 419 https://ieeexplore.ieee.org/document/7095803/
 420
 421
 422 Draft SVP64 inclusion in Power ISA:
 423
 424
 425 We are already working with the OpenPOWER ISA Working Group, and have already begun publishing the Draft SVP64 Specification as it is being developed.  This will become official RFCs (Request for Changes) leading to adoption.  This includes development of Compliance Test Suites, low-level libraries, compilers etc. which shall be announced through Conferences, Press Releases (by RED Semiconductor Ltd, NLnet and the OpenPOWER Foundation) and standard Libre/Open development practices (Mailing list Announcements).
 426
 427
 428 Auditability and Transparency:
 429
 430
 431 Using symbiyosys we have already established a number of Formal Correctness Proofs for the TRL 3 HDL used in the 180nm ASIC: This needs to be extended right the way throughout all future work and be published for other OpenPOWER Foundation Members and European businesses to be able to independently verify the correct functionality of not just Libre-SOC ASIC designs but other Power ISA 3.0 compliant designs as well.  Libre-SOC HDL and the associated Formal Correctness Proofs are published as-they-are-developed in real-time and consequently dissemination is implicit and automatic.
 432
 433
 434 For the Silicon-level "EMF signature" measurement system Libre-SOC will define and publish Reference Standards, test applications and methodology documentation.  RED Semiconductor Ltd will establish and make available a "expected results" database for its commercial products, as part of its Product Application Documentation, so that European Businesses may independently verify that their commercial off-the-shelf RED Semiconductor Ltd products have not been tampered with at the Silicon level.  (It is beyond the scope of this Grant however RED Semiconductor Ltd will publish its overall Quality Standards Strategy).  In concept, the "EMF Signature" strategy is very similar to Hewlett Packard's "Signature Analysis Strategy" that has been around since 1949. https://www.hpl.hp.com/hpjournal/pdfs/IssuePDFs/1977-05.pdf
 435
 436
 437 Power ISA 3.0 Interoperability:
 438
 439
 440 Standing on the shoulders of Giants (IBM and other OPF Members in this case) is always a good starting point.  The familiarity and decades-long-term stability of the existing Power ISA 3.0 gives us a vast existing-established user audience to whom we can provide training and experience upgrades from an existing high-level of knowledge.  In this we already have the cooperation of IBM (through the OpenPOWER University Education Course that Libre-SOC has helped to create - to be first run from 18th-29th October 2021).
 441
 442
 443 We will take the Interoperability further at a practical level by developing a Libre/Open Power ISA 3.0 "Compliance Test Suite" that meets the OpenPOWER Foundation documented standards (https://openpowerfoundation.org/openpower-isa-compliance-definition/) and make it entirely public and available to all without limit, and invite other OpenPOWER Foundation Members to participate in its development and use.  This will then be, again, announced through Press Releases and Mailing List as well as Conference Presentations.
 444
 445
 446 FPGA and Simulator demonstrators:
 447
 448
 449 Again: all new software tools created, and existing ones used and modified to both develop and use resultant devices will be published as an inherent part of the OpenSource real time publishing strategy.
 450
 451
 452 VLSI Toolchain and Cell Library verification:
 453
 454
 455 Again: the results of the development are, to date and in the future, part of Libre/Open Source projects, and are therefore fully-visible, even though they are Hardware-related we treat them as Open Source Software.  Conference presentations shall therefore be given, announcements on Mailing Lists, as part of the overall communications strategy.
 456
 457
 458 In this particular case however, the communication has to involve the results of the MPW Shuttle runs, testing the actual ASICs, because it is critical to demonstrate and communicate that the Cell Libraries are Silicon-Proven and that the VLSI tools were capable of successfully creating that Silicon-Proven layout.  However the caveat here: anything involving NDA'd material as required by the Foundry has to remain confidential (note that this is not something that can be addressed within the funding scope of this Call)
 459
 460
 461 NLnet mini-grants:
 462
 463
 464 NLnet's website has already been established with communication facilities for around 19 years.  NLnet are experienced in the effective evaluation and management of small-scale Grants.  They are also extremely familiar with the work that we are doing, and with the detail of EU Grant Procedures. Following those procedures they will add a new section to the website for Grant Proposals that inherently meet the objectives of this Call, and will use their existing communications infrastructure to maximum benefit.
 465
 466
 467 ### Expected results
 468
 469
 470 Energy/Power consumption measurement:
 471
 472
 473 We anticipate in the actual ASIC a significant measurable reduction in performance/watt.  Early predictions shall be based on Instruction-level Simulations, but these need to be validated against the "real thing".  Due to the iterative process (outlined by Jeff Bush) we simply cannot state exactly in advance the full magnitude of improvement that will occur. The process itself, and how it was successfully applied, however, will be considered to be part of the results themselves as part of publications online and at Conferences.
 474
 475
 476 Draft SVP64 inclusion in Power ISA:
 477
 478
 479 The ultimate outcome here is that SVP64 becomes an officially-adopted part of the OpenPOWER ISA, including a full compliance test suite, documentation in a future revision of the official Power ISA Technical Reference Manual.  This process is, however, by necessity and being an extremely important responsibility of the OpenPOWER Foundation (not of any of the Participants), very slow and outside of our control, and may take longer than the 36 month duration of the Grant to complete.
 480
 481
 482 Therefore, the critical Milestone shall be our submission to the OpenPOWER Foundation's ISA Working Group, as well as the development of the required Compliance Test Suites.  Both of these shall be published under appropriate Libre/Open Licenses.
 483
 484
 485 Auditability and Transparency:
 486
 487
 488 We will have completed the Formal Correctness Proofs and published them and the results of running them against the Libre-SOC HDL.   We will also have received the ASICs back from MPW Shuttle runs, which will contain "EMF detection" wires routed strategically throughout it, and run the pre-arranged unit tests that will create "Signatures" that shall be recorded and published.  This task is another critical reason why we need actual Silicon, because only with an ASIC can we demonstrate the viability of Signature Analysis (and similar) Strategies for ASICs.
 489
 490
 491 Power ISA 3.0 Interoperability:
 492
 493
 494 We will have completed an implementation of the Compliance Test Suite as a Libre-Licensed application that can test multiple different implementations: FPGA, Simulators (including our own as well as qemu), and actual Silicon implementations including IBM POWER9, POWER10, Microwatt.  In addition we will have extended our own interoperability "Test API" that allows comparisons of any arbitrary user-generated application against any other arbitrary Power ISA compliant devices (whether FPGA, Simulator, or Silicon): the OpenPOWER Compliance Test Suite implementation shall simply be one of those applications.
 495
 496
 497 We expect the Libre-SOC core to pass the full OpenPOWER ISA 3.0 Test Suite, and the results to be published.  We will also communicate with OpenPOWER Foundation Members and make them aware of the existence of the Test Suite and document how it may be used to test their own Power ISA 3.0 implementations for Compliance.
 498
 499
 500 FPGA and Simulator demonstrators:
 501
 502
 503 Successful software simulation (emulation) of the augmented Power 3.0 ISA with the Draft SVP64 Extensions, and successful demonstration of the HDL of a multi-core SMP processor implementing the same, running in a large FPGA (the size of the commercially-available FPGAs constraining what is possible, here).  Each shall help verify the other's correctness.  This will be a rapid iterative cycle of development and shall always produce early results, feeding back to continued improvement.
 504
 505
 506 VLSI Toolchain and Cell Library verification:
 507
 508
 509 Multiple demonstrator 2-core ASICs and a proven path to an 8-core ASIC (as we anticipate that the 8-core is likely to be beyond the scope of the Grant due to Silicon costs).  Where the 2-core ASIC MPW is multi-purpose (proving the HDL, proving the VLSI toolchain, proving the Cell Library) and shall use the FPGA and Simulations to check its correctness before proceeding, the 8-core shall remain in FPGA only, due to cost, but a VLSI Layout for the 8-core will still be attempted, in order to "test the limits" of the VLSI tools.  If funding was available we could take the 8-core to full MPW rather than just to FPGA and GDS-II.  As the 8 core Layout develops, if it (and the coriolis2 toolchain)  progresses to viability in the 36 months one option might be for RED Semiconductor to apply for a EUR 500,000 NLnet mini-grant, payment terms to meet requirements set by IMEC, from their budget allocated under this proposal.
 510
 511
 512 NLnet mini-grants:
 513
 514
 515 NLnet will receive and review potentially hundreds of small Grant Proposals to ensure that they meet both the Call's Objectives and meet NLnet's responsibilities as a Stichting / Foundation to fund "Works for the Public Good".  They shall request that the successful Grant Applicant create Milestones and that Grant Applicant communicate those results, thus requiring that it is the Grant Applicant that fulfils the requirement herein.  This process is already established and already in effect under Grant Agreements No 825310 and 825322.
 516
 517
 518 In the case of the Participants, if we need "reserve" budgets for unforseen activities, we commit to following that exact same procedure and thus also shall meet the Objectives of this Call (examples include the MPW 8-core, above).  We are aware that new technology beneficial to the project may not be currently apparent but will be available within the 36 months duration, and the methodology of funding it through NLnet may prove optimal and a cost-effective use of EU funds, as NLnet would (as they do now) only draw the budget down as needed.
 519
 520
 521 ### Target groups
 522
 523
 524 Due to our Open real time publishing of the Libre-SOC project, our work can be forked by anyone at any time as a starting point or as a building block for new projects, potentially taking the ideas and concepts in any direction.  These can be individuals or teams and they can be academics or industrialists, the point being that if we trigger a step change in the technology everyone should be able to benefit.
 525
 526
 527 This is in addition to our own commercialisation plans.
 528
 529
 530 Open Source methodology leads to Open standards which leads to Open understanding and rapid adoption of new ideas in academia and industry.  The Eurocentric nature and benefit of the work should not be overlooked either.
 531
 532
 533 ### Outcomes
 534
 535
 536 As the development chain includes elements of commercialisation, beyond the immediate benefit to similar projects by the enhancement of the Libre/Open Source tool chain and the educational uplift provided directly and by example to other groups and European businesses and Educational Establishments planning Software-to-Silicon projects, the most direct outcome will be the availability, as devices in the market through RED Semiconductor Ltd, of a new concept in supercomputing power that is also completely security auditable and transparent.
 537
 538
 539 We are already aware of a commercial venture formed recently, who are aware and already benefiting from our work over the last three years to improve the Software-to-Silicon toolchain, that is now focusing on the finessing of the toolchain and its human interface to widen access to the methodology and IMEC are using our architectural test chip, currently in production, to validate and test their new cloud based chip design suite.  The outcomes are already happening and are bound to magnify.
 540
 541
 542 ### Impacts
 543
 544
 545 We believe the market demand for our step change in core architecture thinking is so great it will force the world's leading microprocessor companies to follow.  The result will be a greater step change in the performance and security of computer hardware across the world.
 546
 547
 548 Additionally the confirmation of Silicon-proven Cell Libraries and a European-led functional Libre-Licensed VLSI toolchain in lower geometries will significantly reduce the cost of ASIC development for European businesses and reduce to zero the risk of critical dependence on non-Sovereign (geo-politically constrained) Commercial VLSI tools and Cell Libraries.
 549
 550
 551 #      3 Quality and efficiency of the implementation
 552
 553
 554 https://online.visual-paradigm.com/diagrams/tutorials/pert-chart-tutorial/
 555
 556
 557 Work Packages:
 558
 559
 560 1. NLnet
 561 2. SVP64 Standards
 562 3. Power ISA Simulator and Compliance Test Suite
 563 4. Compilers and Libraries
 564 5. Enhancement of Libre-SOC HDL
 565 6. EMF Signature Hardware security
 566 7. Cell Libraries
 567 8. Improve Coriolis2 for smaller geometries
 568 9. VLSI Layout, Tape-outs and ASIC testing
 569 10. Project Management
 570 11. HELIX GPS Application
 571
 572
 573 #       3.1        Work plan and resources
 574
 575 Tables for section 3.1
 576
 577
 578 Table 3.1a:         List of work packages
 579
 580
 581 |Wp#        |Wp Name                |Lead  #        |Lead Part#  Name        |Pe Months|Start        |End        |
 582 |-----      |-------------          |------------   |---------               |---      |-----        |---------  |
 583 |1        |NLnet                        |5        |NLnet                |18        |1        |36        |
 584 |2        |SVP64                        |2        |Libre-SOC        |21        |1        |36        |
 585 |3        |Sim/Test                |2        |Libre-SOC        |64        |1        |18        |
 586 |4        |Compilers                |1        |RED                |32        |1        |36        |
 587 |5        |HDL                        |2        |Libre-SOC        |193        |1        |36        |
 588 |6        |EMF Sig                |4        |4/CNRS        |84        |1        |18        |
 589 |7        |Cells                        |2        |Libre-SOC        |109        |1        |24        |
 590 |8        |Coriolis2                |3        |3/SU                |338        |1        |36        |
 591 |9        |Layout                        |3        |3/SU                |220        |8        |36        |
 592 |10        |Mgmt, Fin, Legal        |1        |RED                |185        |1        |36        |
 593 |11        |HELIX GPS Cor.        |6        |HELIX                |248        |1        |36        |
 594 |        |                        |        |Total months        |1512        |        |        |
 595
 596 ## 1. NLnet
 597
 598 Table 3.1b(1)
 599
 600 |Work Package Number                |1                                        |
 601 | ----                              | --------                                |
 602 |Lead beneficiary                |NLnet                                        |
 603 |Title                                |NLnet mini-grants                        |
 604 |Participant Number                |5                                        |
 605 |Short name of participant        |NLnet                                        |
 606 |Person months per participant        |18                                        |
 607 |Start month                        |1                                        |
 608 |End month                        |36                                        |
 609
 610
 611 Objectives:
 612
 613
 614 To manage the people who put in supplementary (by timescale) proposals intended to support the core objectives of our proposal, ensuring that those proposals also honour and meet the objectives outlined in the original call:
 615 https://ec.europa.eu/info/funding-tenders/opportunities/portal/screen/opportunities/topic-details/horizon-cl4-2021-digital-emerging-01-01
 616
 617
 618 This will allow us to address and deploy new ideas and concepts not immediately available to us at the time of this submission, and have them properly vetted by an Organisation both familiar with our work, and already trusted by the EU to fulfil the same role for other EU Grants.
 619
 620
 621 Description of work:
 622
 623
 624 These descriptions effectively mirror the light-weight grant mechanism NLnet manages for the NGI research and development calls (EU Grants 825310 and 825322) and does not deviate from those pre-established procedures except to define the context of the work to be carried out by the Grant Recipient to fall within the criteria defined by this call (HORIZON-CL4-2021-DIGITAL-EMERGING-01-01) not those of the previous Grants
 625
 626
 627 * To include on the NLnet website a dedicated Call for mini-grant (EUR 50,000) Proposals, meeting the criteria of this existing Call (HORIZON-CL4-2021-DIGITAL-EMERGING-01-01) where the wording shall be written by NLnet and approved by the EU.
 628 * To analyse and vet the Proposals to ensure that they match the criteria, through a multi-stage process including validating appropriateness to the Libre-SOC Project and running each application through an Independent Review by the EU.
 629 * To notify successful Applicants, to ensure that they sign a Memorandum of Understanding with attached pre-agreed Milestones, and to fulfil Requests for Payment on 100% successful completion of those same pre-agreed Milestones.
 630 * To produce Audit and Transparency Reports and to engage the services of Auditors to ensure compliance.
 631
 632
 633 Deliverables:
 634
 635
 636 Again these deliverables are no different from NLnet's existing deliverables to the EU under Grant Agreements  825310 and 825322
 637
 638
 639 * 1.1. A functioning Call-for-Proposals on the NLnet website.
 640 * 1.2. Inclusion of the new CfP within the existing NLnet infrastructure
 641 * 1.3. Progress Reports and Independent Audit Reports to the EU
 642
 643
 644 ## 2. SVP64 Standards, RFC submission to OPF ISA WG
 645
 646
 647 Table 3.1b(2)
 648
 649
 650 |Work Package Number                |2                                                        |
 651 | ----                              | --------                                |
 652 |Lead beneficiary                |Libre-SOC                                                |
 653 |Title                                |SVP64 Standards, RFC submission to OPF ISA WG        |
 654 |Participant Number                |2                                                        |
 655 |Short name of participant        |Libre-SOC                                                |
 656 |Person months per participant        |21                                                        |
 657 |Start month                        |1                                                        |
 658 |End month                        |36                                                        |
 659
 660
 661 Objectives:
 662
 663
 664 To advance Draft SVP64 Standards, to work with the OpenPOWER Foundation ISA Working Group to comply with deliverable requirements as defined by the OPF ISA WG within their Request For Change (RFC) Process, and to deliver them.
 665
 666
 667 Description of work:
 668
 669
 670 * Extend Draft SVP64 into other areas necessary for fulfilment of this Call (including Zero-Overhead Loop Control)
 671 * Prepare SVP64 Standards Documentation for RFC Submission, including identifying appropriate subdivisions of work.
 672 * Create presentations and explanatory material for OpenPOWER Foundation ISA WG Members to help with their Review Process
 673 * Complete OPF ISA WG RFC submission requirements and submit the RFCs (Note: Compliance Test Suites are also required but are part of Work Package 3)
 674 * Publish the results of the decision by the ISA WG (whether accepted or not) and adapt to feedback if necessary
 675 * Repeat for all portions of all SVP64 Standards.
 676
 677
 678 Deliverables:
 679
 680
 681 Note: some of these deliverables may not yet be determined due to the OpenPOWER Foundation having not yet finalised and published its procedures, having not yet completed their Legal Review.  In addition, although we can advise and consult with them, it will be the OPF ISA WG who decides what final subdivisions of SVP64 are appropriate (not the Participants). This directly impacts and determines what the actual Deliverables will be: They will however fit the following template:
 682
 683
 684 * 2.1. Publish report on appropriate subdivisions of SVP64 subdivisions into multiple distinct OPF RFCs
 685 * 2.2. Publish presentations and explanatory materials to aid in the understanding of SVP64 and its value
 686 * 2.3. Attend Conferences to promote SVP64 and its benefits
 687 * 2.4. Complete the documentation and all tasks required for each SVP64 RFC and submit them to the OPF
 688 * 2.5. For each RFC, publish a report on the decision and all other permitted information that does not fall within the Commercial Confidentiality Requirements set by the OpenPOWER Foundation (these conditions are outside of our control).
 689
 690
 691 ## 3. Power ISA Simulator and Compliance Test Suite
 692
 693
 694 Table 3.1b(3)
 695
 696
 697 |Work Package Number                |3                                                        |
 698 | ----                              | --------                                |
 699 |Lead beneficiary                |Libre-SOC                                                |
 700 |Title                                |Power ISA Simulator and Compliance Test Suite        |
 701 |Participant Number                |2                |1                                        |
 702 |Short name of participant        |Libre-SOC        |RED                                        |
 703 |Person months per participant        |32                |32                                        |
 704 |Start month                        |1                                                        |
 705 |End month                        |18                                                        |
 706
 707
 708 Objectives:
 709
 710
 711 To advance the state-of-the-art in high-speed (near-real-time) hardware-cycle-accurate ISA Simulators to include the Power ISA and the SVP64 Draft Vector Extensions, and to create Test Suites and Compliance Test Suites with a view to aiding and assisting OpenPOWER Foundation Members including other European businesses and Academic Institutions to be able to check the interoperability and compliance of their Power ISA designs, and to have a stable base from which to accurately and cost-effectively test out experimental energy-efficient and performance advancements in computing, in close to real-time, before committing to actual Silicon.
 712
 713
 714 Description of work:
 715
 716
 717 1. Supplement the work under NLnet "Assure" Grant No 2021-08-071 (part of EU Grant no 957073) to further advance a cavatools port to the Power ISA 3 with newer Draft SVP64 features not already covered by NLnet 2021-08-071 (Note: this particular NLnet Grant has not yet been approved at the time of writing)
 718 2. Advancement of the Hardware-Cycle-Accuracy for Out-of-Order Execution simulation in cavatools, and the addition of other appropriate Hardware models.
 719 3. Addition of other relevant Libre-SOC Draft Power ISA Extensions in cavatools for 3D, Video, Cryptography and other relevant Extensions.
 720 4. Advancement of the Libre-SOC (TRL 3/4) "Test API" to other Simulators, HDL Simulators and existing ASICs (IBM POWER 9/10) and designs (Microwatt)
 721 5. Implement Compliance Test Suite suitable for Libre-SOC according to OpenPOWER Foundation requirements (for Work Package 2: SVP64 Standards)
 722 6. Develop an SVP64 Compliance Test Suite suitable for submission to the relevant OpenPOWER Workgroup, to a level that meets their requirements.
 723
 724
 725 Deliverables:
 726
 727
 728 * 3.1. Delivery of an updated version of cavatools with new Draft SVP64 features
 729 * 3.2. Delivery of a version of cavatools with hardware-accurate models including Out-of-Order Execution
 730 * 3.3. Delivery of additional co-simulation and co-execution options to the Libre-SOC "Test API" including at least IBM POWER 9 (and POWER 10 if access can be obtained), and Microwatt.
 731 * 3.4. Delivery of an implementation of a Compliance Test Suite that meets the OpenPOWER Foundation's criteria
 732 * 3.5. Delivery of the documentation and an implementation of a Compliance Test Suite for Draft SVP64 Extensions for submission to the relevant OpenPOWER Foundation Workgroup.
 733 * 3.6. Public reports on all of the above at Conferences and on the Libre-SOC website.
 734
 735
 736 ## 4. Compilers and Software Libraries
 737
 738
 739 Table 3.1b(4)
 740
 741 |Work Package Number                |4                                        |
 742 | ----                              | --------                                |
 743 |Lead beneficiary                |RED Semiconductor Ltd                |
 744 |Title                                |Compilers and Software Libraries        |
 745 |Participant Number                |1        |2                                |
 746 |Short name of participant        |RED        |Libre-SOC                        |
 747 |Person months per participant        |20        |12                                |
 748 |Start month                        |1                                        |
 749 |End month                        |36                                        |
 750
 751
 752 Objectives:
 753
 754
 755 To create usable prototype compilers including the advanced Draft SVP64 Vector features suitable for programmers using C, C++ and other High-level Languages, and to provide the base for the 3D Vulkan Drivers (IR - Intermediate Representation).  To advance the 3D Vulkan Drivers with Draft SVP64 support.  To add support for SVP64 Vectors into low-level software such as libc6, u-boot, the Linux Kernel and other critical infrastructure necessary for general-purpose computing software development.
 756
 757
 758 Description of work:
 759
 760
 761 * Feasibility Study of each of the Compilers and Libraries
 762 * Draft SVP64 Vector support in the gcc compiler
 763 * Draft SVP64 Vector support in the llvm compiler
 764 * Advancement of the Kazan 3D Vulkan Driver including using Draft SVP64
 765 * Advancement of the MESA3D Vulkan Driver including using Draft SVP64
 766 * Draft SVP64 Vector and Libre-SOC core support in low-level software including: libc6, u-boot, Linux Kernel.
 767
 768
 769 Deliverables:
 770
 771
 772 * 4.1. Feasibility report on the viability and scope of achievable work within the available respective budgets for each deliverable
 773 * 4.2. Prototype compilers for each of gcc, llvm, Kazan and MESA3D meeting the scope of achievable work defined in the Feasibility study, delivered in source code form under appropriate Libre-Licenses and including unit test bench source code demonstrating successfully meeting the objectives
 774 * 4.3. Prototype ports of libc6, u-boot, Linux Kernel and other software demonstrated to meet the scope of achievable work, delivered in source code form under appropriate Libre-Licenses with unit tests.
 775 * 4.4. Public reports on the above and presentations at suitable Conferences
 776
 777
 778 ## 5. Enhancement of Libre-SOC HDL
 779
 780
 781 Table 3.1b(5)
 782
 783
 784 |Work Package Number                |5                                                                |
 785 | ----                              | --------                                |
 786 |Lead beneficiary                |Libre-SOC                                                        |
 787 |Title                                |Enhancement of Libre-SOC HDL                                |
 788 |Participant Number                |2                |1                |3                                |
 789 |Short name of participant        |Libre-SOC        |RED                |3/SU                                |
 790 |Person months per participant        |94                |83                |27                                |
 791 |Start month                        |1                                                                |
 792 |End month                        |36                                                                |
 793
 794
 795 Objectives:
 796
 797
 798 To create progressively larger processor designs, implementing the Power ISA 3, augmented by Draft SVP64 Cray-style Vectors, in order to act as real-world test cases for coriolis2 VLSI.
 799
 800
 801 Description of work:
 802
 803
 804 1. Review and potentially revise the existing Libre-SOC SIMD ALU HDL library, for optimisation and gate-level efficiency.
 805 2. Review and revise the existing Libre-SOC IEEE754 Floating-Point HDL Library, for the same, to scale up to meet commercial performance/watt in targeted 3D GPU workloads.
 806 3. Implement Out-of-order Multi-issue Execution Engine using Mitch Alsup's advanced Scoreboard design
 807 4. Implement Speculative Execution Models and Checkers to ensure resistance from Spectre, Meltdown and other hardware security attacks
 808 5. Implement advanced 3D and Video Execution Engines and Pipelines (Texture caches, Z-Buffers etc.)
 809 6. Integrate advanced "Zero-Overhead-Loop-Control" (TRL9) features deployed successfully by STMicroelectronics into the Libre-SOC Core
 810 7. Implement fully-automated "Pinmux" and Peripheral / IRQ Fabric Generator suitable for System-on-a-Chip semi-automated HDL.
 811 8. Implement large-scale Memory Management Unit (MMU), IOMMU, SMP-aware L1 Caches and L2 Cache suitable for multi-core high-performance Vector throughput
 812 9. Formal Correctness Proofs and Modular Unit Tests for all HDL.
 813 10. Implement Verification, Validation and Simulations for HDL
 814
 815
 816 Deliverables:
 817
 818
 819 * 5.1. Advanced HDL SIMD Library with appropriate documentation, unit tests and Formal Correctness Proofs, suitable for general-purpose wide adoption outside of Libre-SOC's use-case, under appropriate Libre Licenses
 820 * 5.2. Advanced HDL IEEE754 Library with appropriate documentation, unit tests and Formal Correctness Proofs, , suitable for general-purpose wide adoption outside of Libre-SOC's use-case, under appropriate Libre Licenses
 821 * 5.3. Advanced Libre-SOC SMP-capable Core, capable of multi-issue Out-of-Order Execution and implementing the Power ISA and Draft SVP64 Custom Extensions, with full unit tests and appropriate Formal Correctness Proofs.
 822 * 5.4. "Peripheral" HDL including PHYs+Controllers  including Pinmux / Fabric Inter-connect Autogenerator
 823 * 5.5. Verification, Validation and Simulation of HDL
 824 * 5.6. Appropriate publications and reports on all of the above at Conferences and on the Libre-SOC website.
 825
 826
 827 ## 6. EMF Signature Hardware security
 828
 829
 830 Table 3.1b(6)
 831
 832
 833 |Work Package Number                |6                                                        |
 834 | ----                              | --------                                |
 835 |Lead beneficiary                |CNRS                                                        |
 836 |Title                                |EMF Signature Hardware security                        |
 837 |Participant Number                |3                |4                |2                |1        |
 838 |Short name of participant        |3/SU                |4/CNRS        |Libre-SOC        |RED        |
 839 |Person months per participant        |35                |11                |13                |25        |
 840 |Start month                        |1                                                        |
 841 |End month                        |18                                                        |
 842
 843
 844 Objectives:
 845
 846
 847 To create a Electro-Magnetic "Signature" system that threads all the way through an ASIC VLSI layout that is sensitive to localised signal conditions, without adversely impacting the ASIC's behavioural integrity.  For the "Signature" system to be sufficiently sensitive to change its output depending what program the ASIC is running at the time, in real time.  To integrate the "threading" into the coriolis2 VLSI toolchain such that the "Signature" system's deployment is fully automatic.  To demonstrate its successful functionality through a small (low-cost, large geometry) MPW test runs prior to deployment in the larger ASIC at lower geometries.
 848
 849
 850 Description of work:
 851
 852
 853 * Feasibility study of different types of EMF "Signature" systems (including Hewlett Packard's 1949 technique) and the design of the test methodology.
 854 * Design the Mixed Analog / Digital Cells required
 855 * Design and implement an automated integration and layout module in coriolis2 to deploy the Signature System on any ASIC.
 856 * Create a suitable VLSI layout with an existing small example alliance-check-toolkit HDL design, with the Signature System threaded through it, and test the resultant MPW ASIC
 857 * Work with the Libre-SOC and VLSI Layout team to deploy the "Signature" system in the smaller geometry layout, ensuring for security reasons that only authorised access to the System is allowed, and help test the resultant MPW ASIC.
 858 * Publish the results in an Academic Paper as well as present at Conferences
 859
 860
 861 Deliverables:
 862
 863
 864 * 6.1. Feasibility and test methodology Report
 865 * 6.2. Mixed Analog / Digital Cells for the Signature System
 866 * 6.3. SPICE Simulation report on the expected behaviour of the "Signature" system
 867 * 6.4. coriolis2 module for automated deployment of Signature System within any ASIC
 868 * 6.5. small ASIC in large geometry and test report on the results
 869 * 6.6. large Libre-SOC ASIC in small geometry with Signature System and test report on its behaviour
 870 * 6.7. Academic Paper on the whole system.
 871
 872
 873 ## 7. Cell Libraries
 874
 875
 876 Table 3.1b(7)
 877
 878
 879 |Work Package Number                |7                                                        |
 880 | ----                              | --------                                |
 881 |Lead beneficiary                |Libre-SOC                                                |
 882 |Title                                |Cell Libraries for smaller geometries                        |
 883 |Participant Number                |3                |2                |1                        |
 884 |Short name of participant        |3/SU                |Libre-SOC        |Red                        |
 885 |Person months per participant        |33                |13                |63                        |
 886 |Start month                        |1                                                        |
 887 |End month                        |24                                                        |
 888
 889
 890 Objectives:
 891
 892
 893 To create, simulate, and test in actual silicon the low-level Cell Libraries in multiple geometries needed for advancing Libre/Open VLSI, using this proposals' other Work Packages as a test and proving platform, with a view to significantly reducing the cost for European Businesses in the creation of ASICs, for European Businesses and Academic Institutions to be able to publish the results of Security Research in full without impediment of Foundry NDAs, and to aid and assist in meeting the Digital Sovereignty Objectives outlined in EPRS PE 651,992 of July 2020.
 894
 895
 896 Description of work:
 897
 898
 899 Please Note: Work Packages 7, 8 and 9 are highly interdependent and will cross fertilise their results in an iterative manner as the design complexity increases, starting from smaller rapid-prototype test ASIC layouts and progressing to full designs.
 900
 901
 902 * Analog PLL, ADC and DAC Cells
 903 * Differential-pair Transmit / Receiver Cell
 904 * LVDS (current-driven) Transmit / Receiver Cell
 905 * Advanced GPIO IO Pad Cell (w/ Schottky etc.)
 906 * Clock Gating Cell
 907 * SR NAND Latch Cell
 908 * Standard Cells (MUX, DFF, XOR, etc)
 909 * SERDES Transmit / Receiver Cell (Gigabit / Multi-Gigabit)
 910 * Other Cells to be developed as required for other Work Packages
 911
 912
 913 Deliverables:
 914
 915
 916 * 7.1. Design of all Cells needed
 917 * 7.2. SPICE Model Simulations of all Cells
 918 * 7.3. Creation of Test ASIC Layouts and submission for MPW Shuttles in various geometries
 919 * 7.4. Generate and publish reports (Academic and others) and disseminate results
 920
 921
 922 ## 8. Improve Coriolis2 for smaller geometries
 923
 924
 925 Table 3.1b(8)
 926
 927
 928 |Work Package Number                |8                                                        |
 929 | ----                              | --------                                |
 930 |Lead beneficiary                |Sorbonne Université        (LIP6 Lab)                        |
 931 |Title                                |Improve Coriolis2 for smaller geometries                |
 932 |Participant Number                |3                |2                |1                        |
 933 |Short name of participant        |3/SU                |Libre-SOC        |RED                        |
 934 |Person months per participant        |112                |128                |98                        |
 935 |Start month                        |1                                                        |
 936 |End month                        |36                                                        |
 937
 938
 939 Objectives:
 940
 941
 942 To improve coriolis2 for lower geometries (to be decided on evaluation) such that it performs 100% DRC-clean (Design Rule Check) GDS-II files at the chosen geometry for the chosen Foundry, for each ASIC.
 943
 944
 945 Note: Commercial "DRC" will confirm that the GDS-II layout meets timing, electrical characteristics, ESD, spacing between tracks, sizes of vias etc. and confirms that the layout will not damage the Foundry's equipment during Manufacture.
 946
 947
 948 Description of work:
 949
 950
 951 Please Note: Work Packages 7, 8 and 9 are highly interdependent and will cross fertilise their results in an iterative manner as the design complexity increases, starting from smaller rapid-prototype test ASIC layouts and progressing to full designs.
 952
 953
 954 * The main focus (absolute priority) should be put on timing closure
 955     that becomes critical in the lower nodes. And if we can only achieve
 956     this alone, it will be a great success. That entails:
 957     - Improve the clock tree (change from H-Tree to a dynamically
 958       balanced one).
 959     - Improve High Fanout Net Synthesis.
 960     - Prevent hold violations.
 961     - Resizing of the gates (adjust power).
 962     - Logical resynthesis along the critical path, if needed.
 963     - Add a whole timing graph infrastructure.
 964 *  To be able to implement those features has deep consequences on P&R:
 965     - We must have an "estimator" of the timing in the wires
 966       (first guess: Elmore).
 967     - The placer algorithm SimPL needs to be upgraded/rewritten
 968       to take on more additional constraints (adding and resizing
 969       gates on the fly).
 970 * Better power supply. Control of IR-drop.
 971 * Protection against cross-coupling.
 972 * During all that process, we must work on a stable database.
 973     So correct speed bottleneck only in algorithms built upon it,
 974     not the DB itself. For this kind of design, it is acceptable
 975     to run a full day on a high end computer.
 976 * Start a parallel project about to redesign the database (providing a backward
 977     compatibility API to Hurricane).  But we must not make depend the timing closure
 978     on the database Rewrite.
 979
 980
 981 Deliverables:
 982
 983
 984 The key deliverables are measured by the successful passing of DRC (Design Rule Checks) against Commercial VLSI tools (Mentor, Synopsis), and is so critically inter-dependent on all components working 100% together that there can only be one deliverable, here, per ASIC Layout. Completion of sub- and sub-sub-tasks shall however be recorded in an easily-auditable Standard Libre/Open Task Tracking Database (gitlab, bugzilla) and appropriate structured progress reports created.  As is the case with all Libre/Open Projects, "continuous" delivery is inherent through the ongoing publication of all source code in real-time. Full delivery is expected around 30 months.
 985
 986
 987 * 8.1. Coriolis2 VLSI improvements
 988 * 8.2. multiple small test ASIC layouts, to be added to LIP6 alliance-check-toolkit, potentially to be taped out and act as a preliminary test of prototype Cell Libraries
 989 * 8.3. large 2-core ASIC layout to be specifically taped-out in an MPW Shuttle Run
 990 * 8.4. Very large 8-core ASIC layout, not necessarily to be taped-out (MPW) due to size and cost, designed to push the limits.
 991 * 8.5. Academic and other reports
 992
 993
 994 ## 9. VLSI Layout, Tape-outs and ASIC testing
 995
 996
 997 Table 3.1b(9)
 998
 999
1000 |Work Package Number                |9                                                                |
1001 | ----                              | --------                                |
1002 |Lead beneficiary                |Sorbonne Université (LIP6 Lab)                                |
1003 |Title                                |VLSI Layout, Tape-outs and ASIC testing                        |
1004 |Participant Number                |3                |2                |1                                |
1005 |Short name of participant        |3/SU                |Libre-SOC        |RED                                |
1006 |Person months per participant        |64                |94                |62                                |
1007 |Start month                        |8                                                                |
1008 |End month                        |36                                                                |
1009
1010
1011 Objectives:
1012
1013
1014 To create 100% DRC-clean VLSI Layouts, to perform the necessary Validation of HDL as to its correctness at the transistor level, to submit them for MPW Shuttle Runs at the appropriate geometry through IMEC, and to test the resultant ASICs.  This to confirm that the advancements to the entire coriolis2 VLSI Toolchain is in fact capable of correctly producing ASICs at both smaller geometries than it can already do, and at much larger sizes than it can already handle. To publish reports that serve to inform European Businesses and Academic Institutions of the results such that, if successful, those Businesses will potentially save hugely on the cost of development of ASICs, and the dependence on geo-political commercial tools is mitigated and the EU's Digital Sovereignty Objectives met.
1015
1016
1017 Description of work:
1018
1019
1020 Please Note: Work Packages 7, 8 and 9 are highly interdependent and will cross fertilise their results in an iterative manner as the design complexity increases, starting from smaller rapid-prototype test ASIC layouts and progressing to full designs.
1021
1022
1023 * To create VLSI Layouts using Libre-SOC HDL
1024 * To prepare and submit GDS-II Files to IMEC under appropriate MPW Shuttle Runs
1025 * To develop a Test jig, including custom test socket and supporting test software for each ASIC and to produce an appropriate report
1026 * To publish Academic Papers and other materials, on websites and at Conferences, on the results of each Tape-out.
1027
1028
1029 Deliverables:
1030
1031
1032 Note that due to the strong inter-dependence, these are the same Deliverables as Work Package 8.
1033
1034
1035 * 9.1. Multiple small test ASIC layouts, to be added to LIP6 alliance-check-toolkit, potentially to be taped out and act as a preliminary test of prototype Cell Libraries
1036 * 9.2. Large 2-core ASIC layout to be specifically taped-out in an MPW Shuttle Run
1037 * 9.3. Very large 8-core ASIC layout, not to be taped-out due to size and cost, designed to push the limits.
1038 * 9.4. Academic and other reports
1039
1040
1041 ## 10. Management
1042
1043
1044 Table 3.1b(10)
1045
1046
1047 |Work Package Number                |10                                                                |
1048 | ----                              | --------                                |
1049 |Lead beneficiary                |RED                                                                |
1050 |Title                                |VLSI Layout, Tape-outs and ASIC testing                        |
1051 |Participant Number                |1        |3                |2                |5                        |
1052 |Short name of participant        |RED        |3/SU                |Libre-SOC        |NLnet                        |
1053 |Person months per participant        |116        |12                |15                |42                        |
1054 |Start month                        |1                                                                |
1055 |End month                        |36                                                                |
1056
1057
1058 Objectives:
1059
1060
1061 *  Achieve competent management and control of the project
1062 *  Account for activities and spending, and generate reports
1063 *  Oversee legal relationships within the group and with external organisations
1064
1065
1066 Description of work:
1067
1068
1069 With a multi discipline project across five organisations it is essential that there is management and direction, as well as adequate training of new individuals introduced within each team.  Each individual organisation will be responsible for their own activities with a central focus being maintained by RED Semiconductor Ltd and Libre-SOC jointly.
1070
1071
1072 Deliverables:
1073
1074
1075 * 10.1.  Management, Administration and Training team
1076 * 10.2.  Reporting
1077
1078
1079 ## 11. Helix GPS Correlator
1080
1081
1082 Table 3.1b(11)
1083
1084
1085 |Work Package Number                |11                                                                |
1086 | ----                              | --------                                |
1087 |Lead beneficiary                |HELIX                                                                |
1088 |Title                                |                                                                |
1089 |Participant Number                |1        |6                |                                        |
1090 |Short name of participant        |RED        |HELIX                |                                        |
1091 |Person months per participant        |136        |112                |                                        |
1092 |Start month                        |1                                                                |
1093 |End month                        |36                                                                |
1094
1095
1096 Objectives:
1097
1098
1099 To focus the Libre-SOC 2-core ASIC onto a real-word customer
1100 requirement: GPS. To integrate both an FPGA as an early prototype and
1101 the final ASIC into a Demonstrator connecting to HELIX's high-accuracy
1102 GPS Antenna Arrays. To confirm functionality, and confirm energy savings
1103 (performance/watt) compared to other solutions.
1104
1105 This programme will enable Helix to research, specify and ultimately
1106 realise, test and deploy a PNT processor single-chip that enables
1107 encrypted millimetre precision GNSS position and &lt;nanosecond time data
1108 to be delivered from today’s GNSS constellations, and to be ready for
1109 next generation LEO (low earth orbit) PNT constellations being planned.
1110
1111 Helix’s comprehensive anti-jamming/spoofing and self-correcting
1112 capabilities will be designed into the same chip, enabling single-die
1113 total solution to accurate/resilient PNT, allowing Helix to integrate
1114 the electronics functionality into its antennas to create an ultra-
1115 compact ultra-low-power PNT solution that can be utilised globally
1116 in the next wave of applications like autonomous vehicles, urban air
1117 mobility, micro-transportation, and critical communications network
1118 synchronisation where market size runs into the tens or hundreds of
1119 million units per year.
1120
1121 Description of work:
1122
1123
1124 1. Scoping Report by HELIX to research a Technical Architecture and the full Mathematical Requirements
1125 2. Creating from Scoping an agreed definition of the GPS ASIC requirement, by HELIX, to be given to Libre-SOC and RED.
1126 3. Software, Hardware, Documentation, FPGA Prototypes, Test and QA for the Libre-SOC 2-core to be focussed on GPS as a real-word customer Application.
1127 4. Software Development and Hardware compatibility design through the GPS Antenna Arrays, and testing to confirm functionality in both FPGA and ASIC. To confirm reduction in performance/watt of the ASIC.
1128 5. Reporting
1129
1130
1131 Deliverables:
1132
1133
1134 * 11.1 Scoping Report
1135 * 11.2 NRE: Adapt 2-core to working demonstrator GPS Application
1136 * 11.3 Helix Management of NRE
1137 * 11.4 Helix Internal Engineering for GPS Antenna connectivity and testing.
1138 * 11.5 Reports
1139
1140
1141 ## Table 3.1c List of Deliverables
1142
1143 Essential deliverables for effective project monitoring.
1144
1145 |Deliv. #|Deliverable name        |Wp #        | Lead name        |Type        |Diss.        |Del Mon        |
1146 |------  |-----------             |------      | -------          |------      |-----------  | ----          |
1147 |1.3        |Reports                |1        |5/NLnet        |R        |PU        |12/24/36        |
1148 |2.4        |SVP64 RFCs                |2        |2/Libre-SOC        |R        |PU        |multiple        |
1149 |3.4        |Compliance                |3        |1/RED                |R        |PU        |24                |
1150 |3.6        |Reports                |3        |1/RED                |R        |PU        |24/36                |
1151 |4.1        |Feasibility                |4        |1/RED                |R        |PU        |3                |
1152 |4.4        |Reports                |4        |1/RED                |R        |PU        |12/24/36        |
1153 |5.3        |Libre-SOC Core        |5        |2/Libre-SOC        |OTHER|PU        |18                |
1154 |5.5        |HDL Validation        |5        |2/Libre-SOC        |R        |PU        |18                |
1155 |5.6        |Reports                |5        |2/Libre-SOC        |R        |PU        |12/24/36        |
1156 |6.1        |Feasibility                |6        |4/CNRS        |R        |PU        |3                |
1157 |6.7        |Academic Paper        |6        |4/CNRS        |R        |PU        |36                |
1158 |7.2        |SPICE Models                |7        |4/CNRS        |DATA        |PU        |12                |
1159 |7.4        |Academic Papers        |7        |4/CNRS        |R        |PU        |36                |
1160 |8.3        |2-core readiness        |8        |3/SU                |R        |PU        |15                |
1161 |8.5        |Academic Papers        |8        |3/SU                |R        |PU        |36                |
1162 |9.2        |2-core GDS-II                |9        |3/SU                |OTHER|PU        |26                |
1163 |9.4        |Academic Papers        |9        |3/SU                |R        |PU        |36                |
1164 |10.2        |Reporting                |10        |1/RED                |R        |PU        |12/24/36        |
1165 |11.2        |Requirements                |11        |6/HELIX        |R        |PU        |12                |
1166 |11.5        |Reporting                |11        |6/HELIX        |R        |PU        |12/24/36        |
1167
1168 ## Table 3.1d:        List of milestones
1169
1170
1171 |M/stone #|Milestone name        |WP#        |Due date        |Means of verification        |
1172 |------   | ------               | -----     | ------         | ------                      |
1173 |2.4        |SVP64 RFCs        |2        |multiple        |OpenPOWER Foundation ISA WG        |
1174 |3.1        |cavatools/SVP64        |3        |12        |Deliverable 3.5 (Compliance tests)                |
1175 |4.2        |compilers        |4        |24        |Deliverable 4.3 (software tests)                |
1176 |5.3        |Libre-SOC Core        |5        |18        |Deliverable 5.5 (HDL Validation)                |
1177 |6.2        |Signature Cells        |6        |12        |Deliverable 6.3 / 6.5(SPICE, ASIC)        |
1178 |7.1        |Cell designs        |7        |12        |Deliverable 7.2 / 7.3 (SPICE, ASIC)        |
1179 |8.1        |coriolis2        |8        |18        |Deliverables 8.2-8.4                        |
1180 |9.1        |coriolis2 ongoing|9        |12        |Deliverables 9.2-9.3 (ASICs)                |
1181 |6.7        |Academic report        |6        |36        |self-verifying (peer review)                |
1182 |7.4        |Academic report        |7        |36        |self-verifying (peer review)                |
1183 |8.5        |Academic report        |8        |36        |self-verifying (peer review)                |
1184
1185
1186 ## Table 3.1e:        Critical risks for implementation
1187
1188
1189 Risk level:  (i) likelihood L/M/H,(ii) severity: Low/Medium/High
1190
1191
1192 |Description of risk        |Wp#                |Proposed risk-mitigation measures                        |
1193 |-----------------          | -----             | ------                                                  |
1194 |loss of personnel        |1-11                |L/H key-man insurance                                        |
1195 |4/CNRS availability        |7                |H/H Additional personnel from 1/RED, at market rates        |
1196 |Unforeseen Technical        |2-11                |L/H 5/NLnet "reserve" mini-grant budget (Wp#1)        |
1197 |Geopolitical adversity        |4,6-9,11        |M/H Use lower geometries, or switch Foundry (via IMEC) |
1198 |Access to Foundries           |4,6-9,11        |M/M Use IMEC as a Sub-contractor                      |
1199 |Pandemic                |1-11                |L/H current mitigation continued (isolation of teams)        |
1200 |                        |                |                                                        |
1201
1202
1203
1204
1205 ## Table 3.1f:         Summary of staff effort
1206
1207
1208 |Part#/name        |Wp1        |Wp2        |Wp3        |Wp4        |Wp5        |Wp6        |Wp7        |Wp8        |Wp9        |Wp10        |Wp11        |Total        |
1209 |-------------        |-----      |-----      |-----      |-----      |-----      |-----      |-----      |-----      |-----      |-----       |-----       |-----        |
1210 |1/RED                |        |        |32        |20        |94        |25        |63        |98        |62        |116        |136        |598        |
1211 |2/Libre-SOC        |        |21        |32        |12        |72        |13        |13        |128        |94        |15        |        |230        |
1212 |3/SU                |        |        |        |        |27        |26        |33        |112        |64        |12        |        |273        |
1213 |4/CNRS                |        |        |        |        |        |24        |        |        |        |        |        |237        |
1214 |5/NLnet                |18        |        |        |        |        |        |        |        |        |42        |        |60        |
1215 |6/Helix                |        |        |        |        |        |        |        |        |        |        |112        |112        |
1216 |Totals                |18        |21        |64        |32        |193        |84        |109        |338        |220        |185        |248        |1512        |
1217
1218
1219 ## 3.1g Subcontracting
1220
1221
1222 ### Table 3.1g:        1/RED ‘Subcontracting costs’ items
1223
1224
1225 |Cost EUR        |description and justification                        |
1226 | -----          | ------                                              |
1227 |60000                |feasibility and scope studies for compilers        |
1228 |1500000        |gcc compiler (1)                                       |
1229 |1500000        |llvm compiler (1)                                       |
1230 |500000                |Kazan Vulkan 3D compiler (1)                       |
1231 |500000                |MESA 3D Vulkan compiler (1)                       |
1232 |400000                |libc6, u-boot, linux kernel software (1)               |
1233 |50000                |smaller (180/130 nm) ASIC MPWs (IMEC) (2)       |
1234 |280000                |larger (low geometry) ASIC MPWs (IMEC) (2)       |
1235 |4790000        | total                                                |
1236
1237 (1) These software and compiler costs are to develop extremely specialist
1238 software, where it is Industry-standard normal to spend EUR 25 million
1239 to achieve TRL (9).  Contracting of an extremely small pool of specialist
1240 Companies (Embecosm Gmbh, Vrull.EU) is therefore Industry-standard normal
1241 practice.
1242
1243 (2) IMEC is one of Europe's leading Sub-contractors for ASIC MPW Shuttle
1244 runs, and they handle the NDA relationships with Foundries that are almost
1245 impossible to otherwise establish.
1246
1247 https://europractice-ic.com/wp-content/uploads/2021/01/Pricelist-EUROPRACTICE-General-MPW_8.pdf
1248
1249 ### Table 3.1g:        5/NLnet ‘Subcontracting / Sub-Grant costs’ items
1250
1251
1252 |Cost EUR        |description and justification                        |
1253 | -----          | ------                                              |
1254 |5000000        |NLnet "mini-grants"                                |
1255
1256
1257 ## Purchase costs
1258
1259
1260 ### Table 3.1h:        1/RED Purchase Costs
1261
1262
1263 |                        |Cost EUR        |Justification                                                        |
1264 | ------                 | -----          | ------                                              |
1265 |travel / subst                |48000                |3yr World-wide travel to conferences/meetings/interviews        |
1266 |equipment                |140000                |High-end Servers for Layouts, High-end FPGAs for testing        |
1267 |Other/Good/work/Svc.        |90000                |Legal/Accountancy/Insurance +prof. business services                |
1268 |remaining purch. cst.        |                |                                                                |
1269 |Total                        |278000                |                                                                |
1270
1271
1272 ### Table 3.1h:        2/Libre-SOC Purchase costs
1273
1274
1275 |                        |Cost EUR        |Justification                                                |
1276 | ------                 | -----          | ------                                              |
1277 |travel / subst                |48000                |                                                        |
1278 |equipment                |90000                |High-end Servers for Layouts, FPGA Boards for testing        |
1279 |Other/Good/work/Svc.        |12000                |I.T. Management of Libre-SOC Server                        |
1280 |remaining purch. cst.        |                |                                                        |
1281 |Total                        |150000                |                                                        |
1282
1283
1284 ### Table 3.1h:        3/SU Purchase costs
1285
1286
1287 |                        |Cost EUR        |Justification                                        |
1288 | ------                 | -----          | ------                                              |
1289 |travel / subst                |                |                                                |
1290 |equipment                |100000                |High-end Servers for Layouts, Simulations        |
1291 |Other/Good/work/Svc.        |10500                |Office Administration                                |
1292 |remaining purch. cst.        |                |                                                |
1293 |Total                        |                |                                                |
1294
1295
1296 ### Table 3.1h:        5/NLnet
1297
1298
1299 |                        |Cost EUR        |Justification                                        |
1300 | ------                 | -----          | ------                                              |
1301 |travel / subst                |48000                |3yr EU-wide travel to conferences and meetings        |
1302 |equipment                |                |                                                |
1303 |Other/Good/work/Svc.        |                |                                                |
1304 |remaining purch. cst.        |                |                                                |
1305 |Total                        |48000                |                                                |
1306
1307
1308 #        3.2        Capacity of participants and consortium as a whole
1309
1310
1311 The majority of the consortium have been working together for over
1312 three years on the precursor technical development of the Libre-SOC core
1313 project,  the evolution of which is the lynch-pin and "proving-ground"
1314 of this grant application.  The public record of their achievements
1315 and team involvement can be found in their public Open Source record
1316 https://libre-soc.org/.
1317
1318 The Libre-SOC team are internationally experienced software professionals
1319 who have strong familiarity with state of the art software to silicon
1320 technologies.  They have been supported by two of the co-applicants labs
1321 CNRS and LIP6 (The applicants being Sorbonne Université and Affiliated
1322 Entity, CNRS), and many other European based technology development
1323 groups, which each provide key elements of the project from specialist
1324 programs such as coriolis2, alliance, HITAS, YAGLE and more, and the
1325 manufacturing expertise of Imec. Their versatility and experience with
1326 Libre/Open Source Software also means that they can adapt to unforeseen
1327 circumstances and can navigate the ever-changing and constantly-evolving
1328 FOSS landscape with confidence.
1329
1330 The above is critically important in light of the requirement to
1331 demonstrate access to critical infrastructure, resources and the
1332 ability to fulfil: with the sole exception of NDA'd Foundry PDKs
1333 (Physical Design Kits), the entirety of this project is Libre/Open
1334 Source, both in the tools it utilises, components that it uses, and
1335 the results that are generated.  With there being no restriction on
1336 the availability of Libre/Open Source software needed to complete the
1337 project, the Participants correspondingly have no impediment.  We also
1338 have a proven strategy to deal with the NDA's: a "parallel track" where
1339 at least one Participant (Sorbonne Université, LIP6 Lab) has signed
1340 TSMC Foundry NDAs, and consequently there is no impediment there, either.
1341
1342 Sorbonne Université (SU) is a multidisciplinary, research-intensive
1343 and world class academic institution. It was created on January 1st
1344 2018 as the merger of two first-class research intensive universities,
1345 UPMC (University Pierre and Marie Curie) and Paris-Sorbonne. Sorbonne
1346 Université is now organized with three faculties: humanities, medicine
1347 and science each with the wide-ranging autonomy necessary to conduct
1348 its ambitious programs in both research and education. SU counts 53,500
1349 students, 3,400 professor-researchers and 3,600 administrative and
1350 technical staff members. SU is intensively engaged in European research
1351 projects (163 FP7 projects and 195 H2020 projects).  Its computer
1352 science laboratory, LIP6, is internationally recognized as a leading
1353 research institute.
1354
1355 LIP6 is a Joint Research Unit of both SU (Sorbonne Université)
1356 and CNRS. Both entities invest resources within LIP6 so CNRS is then
1357 an Affiliated Entity linked to SU.  According to SU-CNRS agreement
1358 regarding LIP6, SU, as a full partner, manages the grant for its
1359 Affiliated Entity, CNRS.
1360
1361 RED Semiconductor Ltd has been established as a commercialisation vehicle,
1362 sharing the Libre principles of the core Libre-SOC team and bringing
1363 Semiconductor industry commercial management and technology experience.
1364 This includes the founders of two successful semiconductor companies
1365 and a public company chairman.  There is also a cross directorship of
1366 Luke Leighton (of Libre-SOC) giving the company an extensive technology
1367 market and leadership experience.
1368
1369 NLnet is a Netherlands based public benefit organisation that brings
1370 to the table over 35 years of European internet history and well over
1371 two decades of unique real-world experience in funding and supporting
1372 bottom up internet infrastructure projects around the world - engaging
1373 some of the best independent researchers and developers. NLnet has
1374 funded essential work on important infrastructure parts of the internet,
1375 from the technologies with which the answers from the DNS root of the
1376 internet can now be trusted, all the way up to key standards for email
1377 security, transport layer security, email authenticity, and a lot more
1378 - on virtually every layer of the internet, from securing core routing
1379 protocols to browser security plugins, from firmware security to open
1380 source LTE networks.
1381
1382 Most recently NLnet is hosting the NGI0 Discovery, NGI0 PET and NGI
1383 Assure open calls as part of the Next Generation Internet research and
1384 development initiative, of which NLnet supports 300+ open source software,
1385 open hardware and open standards projects to build a more resilient,
1386 sustainable and trustworthy internet.
1387
1388 NLnet, a Stichting / Foundation, has been Libre-SOC’s funding source
1389 from the beginning and fundamentally understands our technology and
1390 direction of travel.  As well as providing augmentation under existing
1391 EU Grants funding for technology opportunities that we will benefit from
1392 but are yet to be identified, they are a fundamental sounding board that
1393 will be invaluable to the project moving forward.
1394
1395 Regarding the extreme high-end computing resources necessary to complete
1396 the exceptionally-demanding task of VLSI development and Layout, we
1397 find that high-end modern laptops and desktop computers (with 64 to
1398 256 GB of RAM) are perfectly adequate.  However in the event that our
1399 immediately-accessible computing resources are not adequate, both Sorbonne
1400 Université (LIP6 and CNRS) and Libre-SOC qualify for access to Fed4Fire
1401 (https://www.fed4fire.eu/- grant agreement No 732638) which gives us
1402 direct access to large clusters (100+) high-end servers.  Additionally,
1403 we are specifying some of these high-end computers in our budget, and
1404 the software to run on them is entirely Libre-Licensed and within our
1405 combined experience to deploy.
1406
1407 We have established that Embecosm Gmbh and Vrull.eu are some of the
1408 world's leading experts in Compiler Technology.  We will put out to
1409 tender a Contract with an initial evaluation phase, followed by a TRL
1410 4/5 Research phase for the prerequisite compilers (gcc, llvm, Kazan,
1411 MESA3D) necessary to support the core design work.
1412
1413 The OpenPOWER Foundation is a part of the Linux Foundation,
1414 and is directly responsible for the long-term protection
1415 and evolution of the Power ISA.  Members include IBM, Google,
1416 NVidia, Raptor Engineering, University of Oregon and many more.
1417 https://openpowerfoundation.org/membership/current-members/.
1418
1419 The Chair of the newly-formed ISA Working Group is Paul Mackerras, and
1420 the Technical Chair is Toshaan Bharvani.  Both of these people have
1421 been kindly attending bi-weekly meetings with the Libre-SOC Team for
1422 over 18 months, and we have kept them apprised of ongoing developments,
1423 particularly with the Draft SVP64 ISA Extension.  They are both going
1424 out of their way to regularly advise us on how to go about a successful
1425 RFC Process for SVP64, and we deeply appreciate their support.
1426
1427 HELIX Technology's involvement, as a potential customer and potential
1428 user of the Libre-SOC technology, will give focus to the deliverable of
1429 the project.  They have world-leading expertise in Antenna Technology,
1430 and in the mathematics behind the Signal Processing required for
1431 GNSS/GPS. We have deliberately selected them to ensure the ambition of
1432 our overall project.
1433
1434 We therefore have a cohesive cooperative team of experience from concept
1435 to customer product and a supporting cast of specialist technical support
1436 that are an established practiced team.
1437
1438 As a last point: the creation of the teams for this project is critical
1439 for RED Semiconductors Limited and Libre-SOC.  We have the benefit of
1440 having the core of an International Technology Headhunter Research
1441 Team amongst the directors of RED Semiconductor Limited, giving us
1442 the capability to ensure the project is fully manned in the required
1443 timescales without the need to externally resource recruitment services,
1444 and this is included in RED’s management manpower.
1445