(no commit message)
[libreriscv.git] / cole.mdwn
1 # Cole Poirier
2
3 Apprentice and assistant Project coordinator for Libre-SOC
4
5 * [Bugtracker assignments](https://bugs.libre-soc.org/buglist.cgi?email1=colepoirier%40gmail.com&emailassigned_to1=1&emailcc1=1&emailtype1=substring&resolution=---)
6
7 # Status tracking
8
9 move things along from one stage to the next
10
11 ## Currently working on
12
13 - Reach out to lu_zero of Gentoo about SV POWER binutils
14 - <https://bugs.libre-soc.org/show_bug.cgi?id=469> Create D-cache from microwatt dcache.vhdl
15 - <https://bugs.libre-soc.org/show_bug.cgi?id=450> Create MMU from microwatt mmu.vhdl
16 - <https://bugs.libre-soc.org/show_bug.cgi?id=375> Recruiting more engineers to the project
17 - <https://bugs.libre-soc.org/show_bug.cgi?id=380> First round of recruitment attempts
18 - <https://bugs.libre-soc.org/show_bug.cgi?id=379> Create wiki page for recruitment emails to point to
19 - <https://bugs.libre-soc.org/show_bug.cgi?id=388> bpermd tutorial
20 - <https://bugs.libre-soc.org/show_bug.cgi?id=389> Create bug report for each diagram to be converted to SVG
21 - <https://bugs.libre-soc.org/show_bug.cgi?id=394> Contact 'BlackParrot' RV64GC Multicore SoC devs
22 - <https://bugs.libre-soc.org/show_bug.cgi?id=442> Convert comp_unit_req_rel diagram to SVG
23 - <https://bugs.libre-soc.org/show_bug.cgi?id=448> MUL Pipeline unit tests
24
25 ## List of things that need more fleshed out bug reports:
26
27 - Scoreboard documentation
28 - <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-June/008287.html>
29
30
31 - LDST documentation
32 - <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-June/008287.html>
33
34
35 ## Completed but not yet submitted
36
37 - <https://bugs.libre-soc.org/show_bug.cgi?id=401> Convert 180nm Test ASIC Mem Layout diagram to SVG
38
39 - Coriolis2 documentation and setup scripts
40 - <https://bugs.libre-soc.org/show_bug.cgi?id=291>
41 - <https://bugs.libre-soc.org/show_bug.cgi?id=178>
42 - <https://bugs.libre-soc.org/show_bug.cgi?id=320>
43 - <https://bugs.libre-soc.org/show_bug.cgi?id=404>
44 - <https://bugs.libre-soc.org/show_bug.cgi?id=138>
45
46 - TRAP pipeline discussion
47 - <https://bugs.libre-soc.org/show_bug.cgi?id=138>
48
49 ## Submitted for NLNet RFP
50
51 submitted but not confirmed paid:
52
53 ### Project 2019-02-012 Date {TEMPLATE INSERT DATE}
54
55 ## Paid