Remove instruction width assumptions to support RVC
[riscv-tests.git] / env
1