[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_h_lu.h

require_xpr64;
require_fp;
softfloat_roundingMode = RM;
WRITE_HFRD(ui64_to_f32(RS1));
set_fp_exceptions;