[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_lu_h.h

require_xpr64;
require_fp;
softfloat_roundingMode = RM;
WRITE_RD(f32_to_ui64(HFRS1, RM, true));
set_fp_exceptions;