(no commit message)
[libreriscv.git] / lkcl.mdwn
1 # Luke Kenneth Casson Leighton
2
3 Lead dev and Project Coordinator for Libre-SOC.
4
5 * [Bugtracker assignments](https://bugs.libre-soc.org/buglist.cgi?email1=lkcl&emailassigned_to1=1&emailtype1=substring&resolution=---)
6 * [180nm task list](https://bugs.libre-soc.org/showdependencytree.cgi?maxdepth=1&id=383&hide_resolved=1)
7
8 # Status tracking
9
10 move things along from one stage to the next
11
12 ## Currently working on
13
14 - Project Management
15 - <https://bugs.libre-soc.org/show_bug.cgi?id=425>
16 - <https://bugs.libre-soc.org/show_bug.cgi?id=432>
17 - <https://bugs.libre-soc.org/show_bug.cgi?id=450>
18 - <http://bugs.libre-riscv.org/show_bug.cgi?id=81> 6600 scoreboard
19 - <http://bugs.libre-riscv.org/show_bug.cgi?id=206> branch prediction research
20 - <https://bugs.libre-soc.org/show_bug.cgi?id=216> LDST buffer
21 - <https://bugs.libre-soc.org/show_bug.cgi?id=448> MUL tests
22 - shared with cole
23 - <https://bugs.libre-soc.org/show_bug.cgi?id=419> MUL proof
24 - EUR 50, shared with samuel 10%
25 - <https://bugs.libre-soc.org/show_bug.cgi?id=420> DIV proof
26 - <https://bugs.libre-soc.org/show_bug.cgi?id=340> SHIFTROT proof
27 - <https://bugs.libre-soc.org/show_bug.cgi?id=336> Compunit RA=0 test
28 - <https://bugs.libre-soc.org/show_bug.cgi?id=418> SPR proof
29 - EUR 50, shared with samuel (EUR 350)
30 - <https://bugs.libre-soc.org/show_bug.cgi?id=350> LDST RA=0 test
31 - <https://bugs.libre-soc.org/show_bug.cgi?id=361> RA=0 tests
32 - <https://bugs.libre-soc.org/show_bug.cgi?id=415> misc opcodes
33 - <https://bugs.libre-soc.org/show_bug.cgi?id=310> FU multiple tasks
34 - <https://bugs.libre-soc.org/show_bug.cgi?id=335> Branch proof
35 - EUR 400 shared 25% [[mnolan]] EUR 100
36 - <https://bugs.libre-soc.org/show_bug.cgi?id=306> ALU proof
37 - EUR 500 shared [[mnolan]] samuel, TBD split
38 - <https://bugs.libre-soc.org/show_bug.cgi?id=482> mul bug
39 - <https://bugs.libre-soc.org/show_bug.cgi?id=482> LD/ST cache-inhibit
40 - EUR 200
41
42 ## Completed but not yet submitted:
43
44 - <https://bugs.libre-soc.org/show_bug.cgi?id=348> SPR pipe
45 - EUR 250 lkcl, EUR 50 [[programmerjake]], total EUR 300
46 - <https://bugs.libre-soc.org/show_bug.cgi?id=416> DEC/TB
47 - EUR 200
48 - <https://bugs.libre-soc.org/show_bug.cgi?id=482> LD/ST sign-extend
49 - EUR 100
50 - <https://bugs.libre-soc.org/show_bug.cgi?id=468> wishbone downconverter
51 - EUR 200
52 - <https://bugs.libre-soc.org/show_bug.cgi?id=349> privileged detection
53 - EUR 100
54 - <https://bugs.libre-soc.org/show_bug.cgi?id=478> mfcr FXM
55 - EUR 200
56 - <https://bugs.libre-soc.org/show_bug.cgi?id=407> XICS
57 - EUR 450
58 - <https://bugs.libre-soc.org/show_bug.cgi?id=476> addme bug
59 - EUR 100
60
61 ## Submitted for NLNet RFP
62
63 submitted but not confirmed paid:
64
65 ### Project 2019-02-012 04sep2020 Core
66
67 - <https://bugs.libre-soc.org/show_bug.cgi?id=412> litex
68 - EUR 2000 total, shared with florent. EUR 1200
69
70 ### Project 2019-02-012 Date {TEMPLATE INSERT DATE}
71
72 ## Paid
73
74 donation from NLNet confirmed received:
75
76 ### 2019-10P-046 19-aug-2020 NLNet 2019-10-046 Formal Standards OpenPOWER
77
78 - <https://bugs.libre-soc.org/show_bug.cgi?id=463>
79 - EUR 2000, python POWER9 simulator
80 - Shared 50% with [[mnolan]], EUR 1000
81 - <https://bugs.libre-soc.org/show_bug.cgi?id=272>
82 - EUR 250, functions needed for simulator
83 - Shared 20% with [[mnolan]], EUR 50
84
85 #### proofs 2019-10-032
86
87 - <https://bugs.libre-soc.org/show_bug.cgi?id=421> Trap proof
88 - EUR 500 shared 20% samuel, EUR 100
89 - <https://bugs.libre-soc.org/show_bug.cgi?id=332> CR proof
90 - EUR 300 shared 1/6 [[mnolan]] EUR 50
91 - <https://bugs.libre-soc.org/show_bug.cgi?id=331> Logic proof
92 - EUR 400 shared 25% [[mnolan]] EUR 100
93 - <https://bugs.libre-soc.org/show_bug.cgi?id=312> countzero proof
94 - EUR 150
95
96 ### wishbone 2019-10-043
97
98 - <https://bugs.libre-soc.org/show_bug.cgi?id=460> Document 6600
99 - EUR 500
100 - <https://bugs.libre-soc.org/show_bug.cgi?id=393> WB to LDST
101 - EUR 300
102 - <https://bugs.libre-soc.org/show_bug.cgi?id=414> DMI interface
103 - EUR 250
104 - <http://bugs.libre-riscv.org/show_bug.cgi?id=186> opcode decoder
105 - EUR 500, shared 40%, with [[mnolan]] (40%), [[programmerjake]] (20%), EUR 200
106 - <https://bugs.libre-soc.org/show_bug.cgi?id=339> SHIFTROT pipe
107 - EUR 300
108 - <https://bugs.libre-soc.org/show_bug.cgi?id=441> test improvement
109 - EUR 400, 50% shared [[programmerjake]] EUR 200
110 - <https://bugs.libre-soc.org/show_bug.cgi?id=323> MUL pipe
111 - EUR 750, 33% shared [[programmerjake]] EUR 250
112 - <https://bugs.libre-soc.org/show_bug.cgi?id=351> virtual regfile port
113 - EUR 200 50% shared, cole, EUR 100
114 - <https://bugs.libre-soc.org/show_bug.cgi?id=345> POWER9 regfiles
115 - EUR 200
116 - <https://bugs.libre-soc.org/show_bug.cgi?id=325> Trap pipe
117 - EUR 500 60% shared, cole (20%) samuel (20%), EUR 300
118 - <https://bugs.libre-soc.org/show_bug.cgi?id=382> SRAM wishbone object
119 - EUR 150
120 - <https://bugs.libre-soc.org/show_bug.cgi?id=305> ALU pipe
121 - EUR 400 shared 50% [[mnolan]] EUR 200
122 - <https://bugs.libre-soc.org/show_bug.cgi?id=313> Branch pipe
123 - EUR 250 shared 40% [[mnolan]] EUR 100
124 - <https://bugs.libre-soc.org/show_bug.cgi?id=314> CR pipe
125 - EUR 300 shared 1/3 [[mnolan]] EUR 100
126 - <https://bugs.libre-soc.org/show_bug.cgi?id=330> Logic pipe
127 - EUR 300 shared 50% [[mnolan]] EUR 150
128 - <https://bugs.libre-soc.org/show_bug.cgi?id=346> regfile-core
129 - EUR 750
130 - <https://bugs.libre-soc.org/show_bug.cgi?id=344> add mtmsrd
131 - EUR 100
132 - <https://bugs.libre-soc.org/show_bug.cgi?id=409> illegal instructions
133 - EUR 100
134 - <https://bugs.libre-soc.org/show_bug.cgi?id=435> MSR and PC "state"
135 - EUR 100
136 - <https://bugs.libre-soc.org/show_bug.cgi?id=324> DIV pipe
137 - EUR 1500 shared with [[programmerjake]] 1/3 (EUR 500)
138
139 ### Project 2019-02-012 28-apr-2020
140
141 - <https://bugs.libre-soc.org/show_bug.cgi?id=292>
142 - 6600 scoreboard multi-read/write
143 - EUR 600
144 - <http://bugs.libre-riscv.org/show_bug.cgi?id=171> parent #48
145 - Partitioned equals and greater than comparison
146 - Shared 50% with [[mnolan]]
147 - EUR 200 (each)
148 - <http://bugs.libre-riscv.org/show_bug.cgi?id=173> parent #48
149 - partitioned scalar/vector shift
150 - Shared 50% with [[lkcl]]
151 - EUR 350 (each)
152
153 ### 2019-10P-046 28-apr-2020 NLNet 2019 Formal Standards OpenPOWER
154
155 - <https://bugs.libre-soc.org/show_bug.cgi?id=269> parent #241
156 - auto-parser of POWER9
157 - Shared 50% with [[mnolan]]
158 - EUR 500 (each)
159
160 ### Project 2019-10-029 Date 14mar2020
161
162 * <http://bugs.libre-riscv.org/show_bug.cgi?id=178> coriolis2 start/tutorial EUR 1200
163
164 ### Project 2019-02-012 Date 12mar2020
165
166 * <http://bugs.libre-riscv.org/show_bug.cgi?id=113> fcvt range 100% EUR 250
167 * <http://bugs.libre-riscv.org/show_bug.cgi?id=171> 50% with [[mnolan]] EUR 200
168 * <http://bugs.libre-riscv.org/show_bug.cgi?id=173> dynamic shift 50% with [[mnolan]] EUR 350
169 * <http://bugs.libre-riscv.org/show_bug.cgi?id=127> EUR 900 shared with [[programmerjake]]
170
171 ### Project 2019-02-012 Date 28jan2020
172
173 * admin tasks
174 * <http://bugs.libre-riscv.org/show_bug.cgi?id=147>
175