projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
bfbc48568ddbf707f67c57f718022f31b370199c
[riscv-isa-sim.git]
/
riscv
/
insns
/
addw.h
1
RC
=
sext32
(
RA
+
RB
);
2