[riscv-isa-sim.git] / riscv / insns / amoand_w.h

require_extension('A');
reg_t v = MMU.load_int32(RS1);
MMU.store_uint32(RS1, RS2 & v);
WRITE_RD(v);