[riscv-isa-sim.git] / riscv / insns / amomin_w.h

require_extension('A');
int32_t v = MMU.load_int32(RS1);
MMU.store_uint32(RS1, std::min(int32_t(RS2),v));
WRITE_RD(v);