0733fad203d4b9382f8fad58b759dbd418796fa9
[riscv-isa-sim.git] / riscv / insns / amoor_w.h
1 reg_t v = MMU.load_int32(RS1);
2 MMU.store_uint32(RS1, RS2 | v);
3 RD = v;