b58a0c924e1f9392c0f51a6716e6ac0dcab1b748
[riscv-isa-sim.git] / riscv / insns / auipc.h
1 RD = sext_xprlen(insn.u_imm() + (pc >> 12 << 12));