ad278f14d310bd2a9c0ea186c8a8ac923d86643c
[riscv-isa-sim.git] / riscv / insns / c_addi.h
1 require_extension('C');
2 WRITE_RD(sext_xlen(RVC_RS2 + insn.rvc_imm()));