[riscv-isa-sim.git] / riscv / insns / c_eq_d.h

require_fp;
RC = f64_eq(FRA, FRB);
set_fp_exceptions;