[riscv-isa-sim.git] / riscv / insns / c_jalr.h

require_rvc;
reg_t tmp = npc;
set_pc(RVC_RS1 & ~reg_t(1));
WRITE_RD(tmp);