[riscv-isa-sim.git] / riscv / insns / c_le_d.h

require_fp;
RC = f64_le(FRA, FRB);
set_fp_exceptions;