[riscv-isa-sim.git] / riscv / insns / c_lw.h

require_extension('C');
WRITE_RVC_RDS(MMU.load_int32(RVC_RS1S + insn.rvc_lw_imm()));