[riscv-isa-sim.git] / riscv / insns / c_lwsp.h

require_extension('C');
require(insn.rvc_rd() != 0);
WRITE_RD(MMU.load_int32(RVC_SP + insn.rvc_lwsp_imm()));