[riscv-isa-sim.git] / riscv / insns / cvt_l_s.h

require64;
require_fp;
softfloat_roundingMode = RM;
RD = f32_to_i64_r_minMag(FRS1,true);
set_fp_exceptions;