[riscv-isa-sim.git] / riscv / insns / cvtu_s_l.h

require64;
require_fp;
softfloat_roundingMode = RM;
FRD = i64_to_f32(RS1);
set_fp_exceptions;