bd217a02ec70370d411d6102de5a7600a47c5ae7
[riscv-isa-sim.git] / riscv / insns / daddi.h
1 require64;
2 RT = RS + SIMM;