[riscv-isa-sim.git] / riscv / insns / div.h

RD = sext32(int32_t(RS)/int32_t(RT));