[riscv-isa-sim.git] / riscv / insns / divu.h

RD = sext32(uint32_t(RS)/uint32_t(RT));