828e7674c184e346db4fe52b1d39b28a05cdb1f3
[riscv-isa-sim.git] / riscv / insns / dsllv.h
1 require64;
2 RD = RT << (RS & 0x3F);